Skip to main content

Testbench Design for a Mixed-Signal SoC

  • Conference paper
Advanced Electrical and Electronics Engineering

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 87))

  • 3211 Accesses

Abstract

In this paper, the system’s verification testbench is established according to the functional requirements of a mixed-signal SoC system. The testbench tests the system processor’s control on the analog signal input circuit’s magnification and ADC’s sampling frequency. The simulation results with Modelsim indicate that the SoC System has achieved the expected functional requirements. And the testbench validates the accuracy of the SoC design well, reducing the risk of tape-out.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Yu, Z.-l., Jiang, K., Li, F.: The Design of SoC Verification platform based FPGA. Information Technology and Informatization 5 (2008)

    Google Scholar 

  2. Ren, X.-j., Feng, C.-c., Zhao, Z.-y., Li, Y., Wan, J.-h.: The Study of SoC System Verification Method. China Computer Federation

    Google Scholar 

  3. Feng, Y.-t., Fu, Y.-z., Zhao, F.: The Research and Implementation of Efficient FPGA Verification Technology in Large-scale SoC Design. Application of Electronic Technique 2, (2006)

    Google Scholar 

  4. Zhao, G., Hou, L.-g., Liu, Y., Zhu, X.-d., Wu, W.-c.: The Hardware and Software Co-Verification study based on SoC design. Microelectronics & Computer 23(6) (2006)

    Google Scholar 

  5. He, W., Zhang, D.-l., Zhou, M.: The Research of SoC Verification Environment Building Methods. China Integrated Circuit 15(8), 22–26 (2006)

    Google Scholar 

  6. Duan, Q.-y., Huang, S.-t., Jin, R.-l., Zhang, S.-s., Miao, S.: Study and Implementation on Method of SoC Automatic Verification. Journal of Jilin University 28(3) (2010)

    Google Scholar 

  7. Bruce, A., Goodenough, J.: Re-useable Hardware/Software Co-verification of IP-Blocks. In: Proceedings of 14th Annual IEEE International ASIC/SoC Conference, pp. 413-417 (2001)

    Google Scholar 

  8. Lu, S., Yu, L.-l.: SoC-Oriented Verification Strategy. Microelectronics 32(4), 265–268 (2002)

    Google Scholar 

  9. Shi, G.-z., Shi, Q.-l., Yu, Z.-g., Yu, Z.-g.: The Study on Software and Hardware Co-verification Platform of SoC Design based on FPGA

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, C., Lv, C., Li, Z. (2011). Testbench Design for a Mixed-Signal SoC. In: Lee, J. (eds) Advanced Electrical and Electronics Engineering. Lecture Notes in Electrical Engineering, vol 87. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19712-3_42

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19712-3_42

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19711-6

  • Online ISBN: 978-3-642-19712-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics