Skip to main content
SpringerLink
Log in
Book cover

Haifa Verification Conference

HVC 2010: Hardware and Software: Verification and Testing pp 1–2Cite as

Understanding Transactional Memory (Extended Abstract)

  • Conference paper

  • 687 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 6504))

Abstract

Transactional Memory [3] (TM) is a new paradigm for concurrency control that brings the concept of transactions, widely known from the Databases community, into the management of data located in main memory. TM delivers a powerful semantics for constraining concurrency and provides the means for the extensive use of the available parallel hardware. TM uses abstractions that promise to ease the development of scalable parallel applications by achieving performances close to fine-grained locking while maintaining the simplicity of coarse-grained locking.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Lourenço, J., Dias, R., Luís, J., Rebelo, M., Pessanha, V.: Understanding the behavior of transactional memory applications. In: Proceedings of the 7th Workshop on Parallel and Distributed Systems: Testing, Analysis, and Debugging (PADTAD 2009). Article 3, 9 pages. ACM, New York (2009)

    Google Scholar 

  2. JTraceView, http://www-asc.di.fct.unl.pt/~jml/Software/JTraceView-0.1.tar.bz2

  3. Guerraoui, R., Kapałka, M.: Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory 1(1), 1–193 (2010)

    Article  MATH  Google Scholar 

  4. Teixeira, B., Lourenço, J., Farchi, E., Dias, R., Sousa, D.: Detection of Transactional Memory anomalies using static analysis. In: Proceedings of the 8th Workshop on Parallel and Distributed Systems: Testing, Analysis, and Debugging (PADTAD 2010), pp. 26–36. ACM, New York (2010)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. CITI, Universidade Nova de Lisboa, Lisboa, Portugal

    João Lourenço

Authors
  1. João Lourenço
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. IBM Research - Haifa, Haifa University Campus, 31905, Mount Carmel, Haifa, Israel

    Sharon Barner  & Orna Raz  & 

  2. Department of Computer Science, University of California Irvine, Donald Bren Hall, Room 3088, 92697, Irvine, CA, USA

    Ian Harris

  3. Wolfson Building, Parks Road, OX1 3QD, Oxford, UK

    Daniel Kroening

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lourenço, J. (2011). Understanding Transactional Memory (Extended Abstract). In: Barner, S., Harris, I., Kroening, D., Raz, O. (eds) Hardware and Software: Verification and Testing. HVC 2010. Lecture Notes in Computer Science, vol 6504. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19583-9_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19583-9_1

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19582-2

  • Online ISBN: 978-3-642-19583-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation