Advertisement

HPC Processor Technologies and Their Impact on Simulation

  • Michael M. Resch
  • Uwe Küster
Part of the Notes on Numerical Fluid Mechanics and Multidisciplinary Design book series (NNFM, volume 115)

Abstract

Moore’s law has come to an end with respect to the clock speed of the single processor. Clock rates are no longer increasing. Parallelism carries the day and accelerators are making the most of this. What is the future of processors for HPC going to look like? This talk will give a short overview and discuss some potential solutions.

Keywords

High Performance Computing Sustained Performance High Performance Computer TOP500 List Memory Subsystem 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    IDC, IDC HPC Breakfast Briefing. Supercomputing 2008, Austin, USA, November 17-20 (2008)Google Scholar
  2. 2.
    International Roadmap Committee, International Technology Roadmap for Semiconductors, 2007 Edition, Executive Summary www.itrs.net (cited September 11, 2009)
  3. 3.
    Kobayashi, H.: SX-9 first experience. In: 9th Teraflop Workshop, Tohoku University, Sendai, Japan, November 12-13 (2008)Google Scholar
  4. 4.
    Matsuoka, S.: The TSUBAME cluster experience a year later, and onto petascale TSUBAME 2.0. In: Cappello, F., Herault, T., Dongarra, J. (eds.) PVM/MPI 2007. Proceedings LNCS, pp. 8–9. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  5. 5.
    Moore, G.E.: Cramming more components onto integrated circuits. Electronics 38(8), 114–117 (1965)Google Scholar
  6. 6.
    Pham, D., Asano, S., Bolliger, M., Day, M.N., Hofstee, H.P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation CELL processor. In: Proceedings of the 2005 IEEE International Solid-State Circuits Conference, San Francisco, USA, February 6-10, pp. 182–185 (2005)Google Scholar
  7. 7.
    Resch, M., Küster, U.: Investigating the impact of architectural and programming issues on sustained petaflop performance. In: Bader, D. (ed.) Petascale Computing: Algorithms and Applications. Computational Science series, pp. 485–503. Chapman & Hall / CRC Press, Taylor and Francis Group (2007)Google Scholar
  8. 8.
    Wehner, M., Oliker, L., Shalf, J.: Towards ultra-high resolution models of climate and weather. Int. J. High Perform. Comput. Appl. 22, 149–165 (2008)CrossRefGoogle Scholar
  9. 9.
    http://chapel.cs.washington.edu/ (cited September 11, 2009)
  10. 10.
    http://www.co-array.org/ (cited September 11, 2009)
  11. 11.
    http://www.lanl.gov/roadrunner/ (cited September 11, 2009)
  12. 12.
  13. 13.
  14. 14.
    www.research.ibm.com/bluegene/ (cited September 11, 2009)
  15. 15.
    www.research.ibm.com/x10/ (cited September 11, 2009)
  16. 16.
  17. 17.
    www.top500.org (cited September 11, 2009)
  18. 18.
    http://upc.lbl.gov/ (cited September 11, 2009)

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Michael M. Resch
    • 1
  • Uwe Küster
    • 1
  1. 1.High Performance Computing CenterStuttgartGermany

Personalised recommendations