Abstract
Instruction set extension is becoming extremely popular for meeting the tight design constraints in embedded systems. This mechanism is now widely supported by commercially available FPGA (Field-Programmable Gate Array) based reconfigurable processors. In this paper, we present a design flow that automatically enumerates and selects custom instructions from an application DFG (Data-Flow Graph) in an architecture-aware manner. Unlike previously reported methods, the proposed enumeration approach identifies custom instruction patterns that can be mapped onto the target FPGA in a predictable manner. Our investigation shows that using this strategy the selection process can make a more informed decision for selecting a set of custom instructions that will lead to higher performance at lower cost. Experimental results based on six applications from a widely-used benchmark suite show that the proposed design flow can achieve significantly higher performance gain when compared to conventional design approaches.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: DAC 2003: Proceedings of the 40th annual Design Automation Conference, pp. 256–261 (2003)
Clark, N., Zhong, H., Mahlke, S.: Automated custom instruction generation for domain-specific processor acceleration. IEEE Trans. on Computers 54(10), 1258–1270 (2005)
Chen, X., Maskell, D.L., Sun, Y.: Fast identification of custom instructions for extensible processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(2), 359–368 (2007)
Li, T., Jigang, W., Deng, Y., Srikanthan, T., Lu, X.: Fast identification algorithm for application-specific instruction-set extensions. In: International Conference on Electronic Design, ICED 2008, pp. 1–5 (December 2008)
Lam, S.K., Srikanthan, T.: Rapid design of area-efficient custom instructions for reconfigurable embedded processing. J. Syst. Archit. 55(1), 1–14 (2009)
Guo, Y., Smit, G.J., Broersma, H., Heysters, P.M.: A graph covering algorithm for a coarse grain reconfigurable system. In: LCTES 2003: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, pp. 199–208. ACM, New York (2003)
Bonzini, P., Pozzi, L.: Recurrence-aware instruction set selection for extensible embedded processors. IEEE Trans. VLSI Syst. 16(10), 1259–1267 (2008)
Cong, J., Fan, Y., Han, G., Zhang, Z.: Application-specific instruction generation for configurable processor architectures. In: FPGA 2004, pp. 183–189. ACM, New York (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Prakash, A., Lam, SK., Singh, A.K., Srikanthan, T. (2010). Architecture-Aware Custom Instruction Generation for Reconfigurable Processors. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_42
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_42
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)