Abstract
Runtime reconfiguration provides an efficient means to reduce the hardware cost, while satisfying the performance, flexibility and power requirements of embedded systems. The growing complexity of the applications necessitates methods that can rapidly identify a suitable set of configurations by splitting the computational structures into temporal partitions in order to evaluate the benefits of runtime reconfiguration early in the design cycle. In this paper, we present a hierarchical loop partitioning strategy that reduces the complexity of the search space for determining the runtime custom instruction configurations for reconfigurable processors. Experimental results show that the proposed partitioning strategy can lead to an average and maximum performance gain (in terms of clock cycle savings) of over 14% and 31% respectively when compared to a recently reported technique. In addition, when compared to the existing technique, the proposed partitioning method has significantly lower runtime in many of the cases considered.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Altera: NIOS II Processors, http://www.altera.com/products/ip/processors/nios2/ni2-index.html
Xilinx Platform FPGAs, http://www.xilinx.com
Video/Imaging Design Line: Analysis: Stretch’s Second-Gen Configurable Processor (2007), http://www.videsignline.com/howto/videoprocessing/201311209
Lam, S.K., Huang, F., Srikanthan, T., Wu, J.: Run-Time Management of Custom Instructions on a Partially Reconfigurable Architecture. In: IEEE International Conference on Electronic Design (2008)
Lam, S.K., Srikanthan, T.: Rapid Design of Area-Efficient Custom Instructions for Reconfigurable Embedded Processing. Journal of Systems Architecture 55(1), 1–14 (2009)
Jiang, Y.C., Wang, J.F.: Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing. IEEE Transactions on Very Very Large Scale Systems 15(12), 1351–1361 (2007)
Kaul, M., Vemuri, R., Govindarajan, S., Ouaiss, I.: An Automated Temporal Partitioning and Loop Fission Approach for FPGA based Reconfigurable Synthesis of DSP Applications. In: Design Automation Conference, pp. 616–622 (1999)
Li, Y., Callahan, T., Darnell, E., Harr, O., Kurkure, U., Stockwood, J.: Hardware-Software Co-Design of Embedded Reconfigurable Architectures. In: Design Automation Conference, pp. 507–512 (2000)
Mehdipour, F., Noori, H., Zamani, M.S., Murakami, K., Sedighi, M., Inoue, K.: An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit. In: Asia-Pacific Computer Systems Architecture Conference, pp. 219–230 (2006)
Huynh, H.P., Sim, J.E., Mitra, T.: An Efficient Framework for Dynamic Reconfiguration of Instruction-Set Customization. Design Automation for Embedded Systems (2008)
Trimaran: An Infrastructure for Research in Instruction-Level Parallelism, http://www.trimaran.org
Xilinx Data Sheet: Virtex 2.5V FPGA Detailed Functional Description, DS003-2, Version 2.8.1 (2002)
The Embedded Microprocessor Benchmark Consortium: http://eembc.org
Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: Proceedings of the 13th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 330–335 (1997)
Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A Free, Commercially Representative Embedded Benchmark Suite. In: IEEE International Workshop on Workload Characterization, pp. 3–14 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lam, SK., Deng, Y., Hu, J., Zhou, X., Srikanthan, T. (2010). Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_26
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)