Advertisement

Implementation of QoS Aware Q-Routing Algorithm for Network-on-Chip

  • Krishan Kumar Paliwal
  • Jinesh Shaji George
  • Navaneeth Rameshan
  • Vijay Laxmi
  • M. S. Gaur
  • Vijay Janyani
  • R. Narasimhan
Part of the Communications in Computer and Information Science book series (CCIS, volume 40)

Abstract

The objective of this paper is to implement QoS aware Q-routing algorithm for providing different level of Quality-of-Service (QoS) such as Best Effort (BE) and Guaranteed Throughput (GT) in Network-on-Chip. In this paper, a novel scheme which contrast the performance of Q-routing with the well known XY routing strategy in context of QoS in Network-on-Chip (NoC) is presented. Simulation study with discrete event, cycle accurate, Network-on-Chip simulator NIRGAM reveals that Q-routing proves to be superior to the non-adaptive routing algorithm for both type of traffic BE and GT. The paper explores the performance of the network for different values of bandwidth reserved for GT traffic.

Keywords

Q-routing Quality-of-Service Best Effort and Guaranteed Throughput 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Dally, W., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: DAC, June 2001, pp. 684–689 (2001)Google Scholar
  2. [2]
    Benini, L., De Micheli, G.: Networks on Chip: A new SoC Paradigm. IEEE Computer 35, 70–78 (2002)CrossRefGoogle Scholar
  3. [3]
    Jantsch, A.: Communication Performance in Network-on-Chips. Network on Chip Seminar Linkping, November 25 (2005)Google Scholar
  4. [4]
    Andreasson, D., Kumar, S.: On improving Best Effort throughput by better utilization of Guaranteed-Throughput channels in an on-chip communication system. In: Proceedings of Norchip conference, November 8-9, pp. 265–268 (2004)Google Scholar
  5. [5]
    Rostilav, D., Ginosar, R., Kolodny, A.: QNoC Asynchronous Router. Integration VLSI Journal 814, 1–13 (2008)Google Scholar
  6. [6]
    Jain, L., Al-Hasimi, B.M., Gaur, M.S., Laxmi, V., Narayanan, A.: NIRGAM: A Simulator for NoC Interconnect Routing and Application Modeling. In: Design, Automation and test in Europe 2007 (DATE 2007), Nice, France, April 16-20 (2007)Google Scholar
  7. [7]
    Dally, W.: Virtual Channel Flow Control. IEEE Transactions on parallel and distributed systems 3, 194–205 (1992)CrossRefGoogle Scholar
  8. [8]
    Andreasson, D., Kumar, S.: Improving BE Traffic QoS using GT slack in NoC Systems. In: NORCHIP Conference, November 21-22, pp. 44–47 (2005)Google Scholar
  9. [9]
    Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC: QoS Architecture and design process for network on chip. Journal of Systems Architecture, 105–128 (2004)Google Scholar
  10. [10]
    Ye, T.T., Benini, L., De Micheli, G.: Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture 50(2-3) (February 2004)Google Scholar
  11. [11]
    Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann publishers, San Fransisco (2004)Google Scholar
  12. [12]
    Majer, M., Bobda, C., Ahmadinia, A., Teich, J.: Packet Routing in Dynamically Changing Networks on Chip. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005), Denver, CA, USA, April 4-8, pp. 154b–154b (2005)Google Scholar
  13. [13]
    Mansour, M., Kayssi, A.: FPGA-Based Internet Protocol Version 6 Router. In: Proceedings of International Conference on Computer Design: VLSI in Computers and Processors (ICCD 1998), Austin, Texas, USA, October 2-5, pp. 334–339 (1998)Google Scholar
  14. [14]
    Sathe, S., Wiklund, D., Liu, D.: Design of a Switching Node (Router) for On-Chip Networks. In: 5th International Conference on ASIC Proceedings (ASICCON 2003), Beijing, China, October 21-24, vol. 1, pp. 75–78 (2003)Google Scholar
  15. [15]
    Hansson, A., Goossens, K., Radulescu, A.: A Unified Approach to Mapping and Routing on a Network-on-Chip for both Best-Effort and Guaranteed Service Traffic. VLSI Design, vol. 2007 (2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Krishan Kumar Paliwal
    • 1
  • Jinesh Shaji George
    • 1
  • Navaneeth Rameshan
    • 1
  • Vijay Laxmi
    • 1
  • M. S. Gaur
    • 1
  • Vijay Janyani
    • 2
  • R. Narasimhan
    • 1
  1. 1.Department of Computer EngineeringMalaviya National Institute of TechnologyJaipurIndia
  2. 2.Department of Electronics and Communication EngineeringMalaviya National Institute of TechnologyJaipurIndia

Personalised recommendations