Abstract
Memory access latency can limit microcontroller system performance. SDRAM access control policies impact latency through SDRAM device state. It is shown that execution time can be reduced by using a state machine which predicts, for each access, the policy which will minimize latency. Two-level dynamic predictors are incorporated into the SDRAM controller. A range of organizations for dynamic predictors are described, and the performance improvements predicted by simulation are compared using execution time and prediction accuracy as metrics. Results show that predictive SDRAM controllers, reduce execution time by 1.6% to 17% over static access control policies. The prediction accuracy of the best predictor results in 93% prediction accuracy, with 87% accuracy for OP state preferred accesses, and 96% for CPA state preferred accesses. Results show that execution time is strongly correlated to the prediction accuracy of OP, suggesting directions for future predictor development.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0., SimpleScalar LLC
Citron, D.: MisSPECCulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences. In: Proceedings of ISCA-30, pp. 52–61 (2003)
Hamilton, S.: Taking Moore’s Law into the Next Century. Computer 32(1), 43–48 (1999)
Hur, I., Lin, C.: Adaptive History-Based Memory Schedulers. In: Proceedings of MICRO 37, pp. 343–354 (2004)
Ma, C., Chen, S.: A DRAM Precharge Policy Based on Address Analysis. In: Proceedings of DSD, pp. 244–248 (2007)
Rixner, S., Dally, W.J., Kappasi, U.J., Mattson, P., Ownes, J.D.: Memory Access Scheduling. In: Proceedings of ISCA-27, pp. 128–138 (2000)
Skadron, K., Clark, D.W.: Design Issues and Tradeoffs for Write Buffers. In: Proceedings of HPCA-3, pp. 44–155 (1997)
SPEC CPU 2000V1.2, Standard Performance Evaluation Corporation (December 2001)
Stankovic, V., Milenkovic, N.: DRAM Controller with a Complete Predictor: Preliminary Results. In: Proceedings of TELSKS, pp. 593–596 (2005)
Wong, A.: Breaking through the BIOS Barrier: the Definitive BIOS Optimization Guide for PCs. Prentice Hall, Englewood Cliffs (2004)
Xu, Y.: Prediction in Dynamic SDRAM Controller Policy, MSEE Thesis, College of Engineering, Michigan Tech. (2006)
Yeh, T., Patt, Y.N.: A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History. In: Proceedings of ISCA-20, pp. 257–266 (1993)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 IFIP International Federation for Information Processing
About this paper
Cite this paper
Xu, Y., Agarwal, A.S., Davis, B.T. (2009). Prediction in Dynamic SDRAM Controller Policies. In: Bertels, K., Dimopoulos, N., Silvano, C., Wong, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2009. Lecture Notes in Computer Science, vol 5657. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-03138-0_14
Download citation
DOI: https://doi.org/10.1007/978-3-642-03138-0_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-03137-3
Online ISBN: 978-3-642-03138-0
eBook Packages: Computer ScienceComputer Science (R0)