Abstract
Image convolution operations in digital computer systems are usually very expensive operations in terms of resource consumption (processor resources and processing time) for an efficient Real-Time application. In these scenarios the visual information is divided in frames and each one has to be completely processed before the next frame arrives. Recently a new method for computing convolutions based on the neuro-inspired philosophy of spiking systems (Address-Event-Representation systems, AER) is achieving high performances. In this paper we present two FPGA implementations of AER-based convolution processors that are able to work with 64x64 images and programmable kernels of up to 11x11 elements. The main difference is the use of RAM for integrators in one solution and the absence of integrators in the second solution that is based on mapping operations. The maximum equivalent operation rate is 163.51 MOPS for 11x11 kernels, in a Xilinx Spartan 3 400 FPGA with a 50MHz clock. Formulations, hardware architecture, operation examples and performance comparison with frame-based convolution processors are presented and discussed.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Serre, T.: Learning a Dictionary of Shape-Components in Visual Cortex:Comparison with Neurons, Humans and Machines, PhD dissertation, MIT. Comp. Sci. & AI Lab Technical Report, MIT-CSAIL-TR-2006-028 CBCL-260 (April 2006)
Shepherd, G.: The Synaptic Organization of the Brain, 3rd edn. Oxford University Press, Oxford (1990)
Thorpe, S., et al.: Speed of processing in the human visual system. Nature 381, 520–522 (1996)
Neubauer, C.: Evaluation of Convolution Neural Networks for Visual Recognition. IEEE Trans. on Neural Networks 9(4), 685–696 (1998)
Sivilotti, M.: Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks. Ph.D. Thesis, California Institute of Technology, Pasadena CA (1991)
Boahen, K.: Communicating Neuronal Ensembles between Neuromorphic Chips. Neuromorphic Systems. Kluwer Academic Publishers, Boston (1998)
Cohen, A., et al.: Report to the National Science Foundation: Workshop on Neuromorphic Engineering, Telluride, Colorado, USA (June-July 2004), www.ini.unizh.ch/telluride
Softky, W.R., Koch, C.: The highly irregular firing of cortical cells is inconsistent with temporal integration of random EPSPs. J. Neurosci. 13(1), 334–350 (1993)
Linares-Barranco, A., Jimenez-Moreno, G., Linares-Barranco, B., Civit-Ballcels, A.: On Algorithmic Rate-Coded AER Generation. IEEE Trans. On Neural Networks 17(3) (May 2006)
Linares-Barranco, A., Oster, M., Cascado, D., Jimenez, G., Civit-Balcells, A., Linares-Barranco, B.: Inter-Spike-Intervals analysis of AER-Poisson-like generator hardware. Neurocomputing 70(16-18), 2692–2700 (2007)
Paz, R., et al.: Test Infrastructure for Address-Event-Representation Communications. In: Cabestany, J., Prieto, A.G., Sandoval, F. (eds.) IWANN 2005. LNCS, vol. 3512, pp. 518–526. Springer, Heidelberg (2005)
Linares-Barranco, A., Paz, R., Jiménez, A., Varona, S., Jiménez, G.: An AER-based Actuator Interface for Controlling an Antrophomorphic Robotic Hand. In: Mira, J., Álvarez, J.R. (eds.) IWINAC 2007. LNCS, vol. 4528, pp. 479–489. Springer, Heidelberg (2007)
Serrano-Gotarredona, R., et al.: A Neuromorphic Cortical-Layer Microchip for Spike-Based Event Processing Vision Systems. IEEE Trans. on Circuits and Systems I. 53(12) (December 2006)
Serrano-Gotarredona, T., Andreou, A.G., Linares-Barranco, B.: AER image filtering architecture for vision processing systems. IEEE Trans.Circuits and Systems (Part II): Analog and Digital Signal Processing 46(9), 1064–1071 (1999)
Linares-Barranco, A., et al.: Implementation of a time-warping AER mapper. In: ISCAS 2009, Taiwan (2009)
Cope, B., et al.: Implementation of 2D Convolution on FPGA, GPU and CPU. Imperial College Report, http://cas.ee.ic.ac.uk/people/btc00/index_files/Convolution_filter.pdf
Cope, B., Cheung, P.Y.K., Luk, W., Witt, S.: Have GPUs made FPGAs redundant in the field of video processing? In: Proc. IEEE International Conference on Field-Programmable Technology 2005, pp. 111–118 (December 2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Linares-Barranco, A. et al. (2009). FPGA Implementations Comparison of Neuro-cortical Inspired Convolution Processors for Spiking Systems. In: Cabestany, J., Sandoval, F., Prieto, A., Corchado, J.M. (eds) Bio-Inspired Systems: Computational and Ambient Intelligence. IWANN 2009. Lecture Notes in Computer Science, vol 5517. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-02478-8_13
Download citation
DOI: https://doi.org/10.1007/978-3-642-02478-8_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-02477-1
Online ISBN: 978-3-642-02478-8
eBook Packages: Computer ScienceComputer Science (R0)