Abstract
Multiplication over Galois field is the core operation in stream cipher. Based on the conversion of polynomial basis over different finite fields, a reconfigurable hardware architecture for multiplier over Galois field is presented. The multiplier can perform multiplications over GF((28)4) , GF((28)2), GF(232) , GF(216), GF(28) with one single hardware architecture. The design has been realized using Altera’s FPGA of the family of Stratix II, the result indicates that the hardware spending is saved with one single multiplier. And when the multiplication over GF(232) is performed, the clock frequency is up to 70.22Mhz, the data throughput can achieve 4.83Gbps, and the area only takes 586 ALUTS.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Sunar, B., Savas, E., Eetin, K.K.: Constructiong Composite Field Representations for Efficient Conversion. IEEE Trans.On Computers 52(11), 1391–1398 (2003)
Cho, Y.S., Park, S.K.: Design of GF(2m) multiplier using its subfields. IEEE, electronics letters 34(7), 650–651 (1998)
Imana, J.L.: Reconfigurable Implementation of Bit-Parallel Multipliers over GF(2m) for Two Classes of finite Fields. In: ICFPT 2004, pp. 287–290 (2004)
Dan-shou, Y., Meng-tian, R., Chen, B.: A Fast Finite Field Multiplier Architecture and Its VLSI Implementatio. Microelectronics 35(5), 314–317 (2005)
Dan-shou, Y., Meng-tian, R.: Reconfigurable and Fast Finite Field Multiplier Architecture. Journal of Electronic& Information Technology 28(4), 717–720 (2006)
Lu, J.-S., Zhang, W.-X., Wang, X.-H.: A Fast Multiplier Design and Implication over Finite Fields. Journal of Computer Research and Development 41(4), 755–760 (2004)
Yang, X., Dai, Z., Yu, X., Su, J.: A Design of General Multiplier GF(28) and FPGA Implementation. In: 2006 1st Internationl Symposium on Pervasive Computing and Applications, pp. 503–507 (2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhang, X., Dai, Z., Li, W., Nan, L. (2009). Research and Implementation of Reconfigurable Multiplier over Galois Field Targeted at Stream Cipher. In: Qi, L. (eds) Applied Computing, Computer Science, and Advanced Communication. FCC 2009. Communications in Computer and Information Science, vol 34. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-02342-2_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-02342-2_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-02341-5
Online ISBN: 978-3-642-02342-2
eBook Packages: Computer ScienceComputer Science (R0)