Advertisement

Efficient K-Means VLSI Architecture for Vector Quantization

  • Hui-Ya Li
  • Wen-Jyi Hwang
  • Chih-Chieh Hsu
  • Chia-Lung Hung
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5575)

Abstract

A novel hardware architecture for k-means clustering is presented in this paper. Our architecture is fully pipelined for both the partitioning and centroid computation operations so that multiple training vectors can be concurrently processed. The proposed architecture is used as a hardware accelerator for a softcore NIOS CPU implemented on a FPGA device for physical performance measurement. Numerical results reveal that our design is an effective solution with low area cost and high computation performance for k-means design.

Keywords

Vector Quantization Pipeline Stage Training Vector VLSI Architecture FPGA Device 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Bracco, M., Ridella, S., Zunino, R.: Digital implementation of hierarchical vector quantization. IEEE Trans. Neural Networks, 1072–1084 (2003)Google Scholar
  2. 2.
    Elkan, C.: Using the triangle inequality to accelerate K-Means. In: Proc. International Conference on Machine Learning (2003)Google Scholar
  3. 3.
    Estlick, M., Leeser, M., Theiler, J., Szymanski, J.J.: Algorithmic transformations in the implementation of K- means clustering on reconfigurable hardware. In: Proc. of ACM/SIGDA 9th International Symposium on Field Programmable Gate Arrays (2001)Google Scholar
  4. 4.
    Gersho, A., Gray, R.M.: Vector Quantization and Signal Compression. Kluwer, Norwood (1992)CrossRefzbMATHGoogle Scholar
  5. 5.
    Gokhale, M., Frigo, J., Mccabe, K., Theiler, J., Wolinski, C., Lavenier, D.: Experience with a Hybrid Processor: K-Means Clustering. The Journal of Supercomputing, 131–148 (2003)Google Scholar
  6. 6.
    Hwang, W.J., Jeng, S.S., Chen, B.Y.: Fast Codeword Search Algorithm Using Wavelet Transform and Partial Distance Search Techniques. Electronic Letters 33, 365–366 (1997)CrossRefGoogle Scholar
  7. 7.
    Hwang, W.J., Wei, W.K., Yeh, Y.J.: FPGA Implementation of Full-Search Vector Quantization Based on Partial Distance Search. Microprocessors and Microsystems, 516–528 (2007)Google Scholar
  8. 8.
    Hauck, S., Dehon, A.: Reconfigurable Computing. Morgan Kaufmann, San Francisco (2008)zbMATHGoogle Scholar
  9. 9.
    MacQueen, J.: Some Methods for Classi cation and Analysis of Multivariate Observations. In: Proc. of the 5th Berkeley Symposium on Mathematical Statistics and Probability, pp. 281–297 (1967)Google Scholar
  10. 10.
    Maruyama, T.: Real-time K-Means Clustering for Color Images on Reconfigurable Hardware. In: Proc. 18th International Conference on Pattern Recognition (2006)Google Scholar
  11. 11.
    Wang, C.L., Chen, L.M.: A New VLSI Architecture for Full-Search Vector Quantization. IEEE Trans. Circuits and Sys. for Video Technol., 389–398 (1996)Google Scholar
  12. 12.
    NIOS II Processor Reference Handbook, Altera Corporation (2007), http://www.altera.com/literature/lit-nio2.jsp
  13. 13.

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Hui-Ya Li
    • 1
  • Wen-Jyi Hwang
    • 1
  • Chih-Chieh Hsu
    • 1
  • Chia-Lung Hung
    • 1
  1. 1.Department of Computer Science and Information EngineeringNational Taiwan Normal UniversityTaipeiTaiwan

Personalised recommendations