Abstract
A methodology to optimize handshake circuits is presented. The approach selects clusters of a handshake network for which signals representing internal channels within a cluster are hidden. To guarantee asynchronous implementability on the resulting cluster, state encoding is applied using modern structural techniques. The theory of Petri nets is used to identify clusters for which the structural techniques perform successfully. Finally logic synthesis is employed for each reencoded cluster. The approach is integrated into the Balsa synthesis flow and represent a significant improvement with respect to the local optimizations typically applied. Experimental results in area and performance have been obtained to measure the optimization on typical Balsa examples.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
I.T.R.S.: Design (2005), http://www.itrs.net/Links/2005ITRS/Design2005.pdf
van Berkel, C.H.K., Josephs, M.B., Nowick, S.M.: Scanning the technology: Applications of asynchronous circuits. Proc. of the IEEE 87(2), 223–233 (1999)
Ykman-Couvreur, C., Lin, B., de Man, H.: Assassin: A synthesis system for asynchronous control circuits. Technical report, IMEC (September 1994)
Fuhrer, R.M., Nowick, S.M.: Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools. Kluwer Academic Publishers, Dordrecht (2001)
Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, Heidelberg (2002)
van Berkel, K., Kessels, J., Roncken, M., Saeijs, R., Schalij, F.: The VLSI-programming language Tangram and its translation into handshake circuits. In: Proc. European Conference on Design Automation (EDAC), pp. 384–389 (1991)
Bardsley, A.: Implementing Balsa Handshake Circuits. PhD thesis, Department of Computer Science, University of Manchester (2000)
Chelcea, T., Nowick, S.M.: Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. In: Proc. ACM/IEEE Design Automation Conference (June 2002)
Carmona, J., Colom, J.M., Cortadella, J., García-Vallés, F.: Synthesis of asynchronous controllers using integer linear programming. IEEE Transactions on Computer-Aided Design 25(9), 1637–1651 (2006)
Chelcea, T., Bardsley, A., Edwards, D., Nowick, S.M.: A burst-mode oriented back-end for the Balsa synthesis system. In: Proc. Design, Automation and Test in Europe (DATE), pp. 330–337 (March 2002)
Kolks, T., Vercauteren, S., Lin, B.: Control resynthesis for control-dominated asynchronous designs. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (March 1996)
Peña, M.A., Cortadella, J.: Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE Computer Society Press, Los Alamitos (1996)
Blunno, I., Lavagno, L.: Automated synthesis of micro-pipelines from behavioral Verilog HDL. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 84–92. IEEE Computer Society Press, Los Alamitos (2000)
Taylor, S.: Data-Driven Handshake Circuit Synthesis. PhD thesis, Dept. of Computer Science, University of Manchester (2007)
Carmona, J., Cortadella, J.: Encoding large asynchronous controllers with ILP techniques. IEEE Transactions on Computer-Aided Design 27(1), 20–33 (2008)
Murata, T.: Petri Nets: Properties, analysis and applications. In: Proceedings of the IEEE, pp. 541–580 (April 1989)
Fernández, F., Carmona, J.: Logic synthesis of handshake components using structural clustering techniques. Technical Report LSI-08-8-R, Software Department, Universitat Politècnica de Catalunya (2008)
Plana, L.A., Taylor, S., Edwards, D.: Attacking control overhead to improve synthesised asynchronous circuit performance. In: ICCD, pp. 703–710 (2005)
Ykman-Couvreur, C., Vanbekbergen, P., Lin, B.: Concurrency reduction transformations on state graphs for asynchronous circuit synthesis. In: Proc. International Workshop on Logic Synthesis (May 1993)
Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities, 79–81 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fernández-Nogueira, F., Carmona, J. (2009). Logic Synthesis of Handshake Components Using Structural Clustering Techniques. In: Svensson, L., Monteiro, J. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2008. Lecture Notes in Computer Science, vol 5349. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-95948-9_19
Download citation
DOI: https://doi.org/10.1007/978-3-540-95948-9_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-95947-2
Online ISBN: 978-3-540-95948-9
eBook Packages: Computer ScienceComputer Science (R0)