Hardware Design of Shape-Preserving Contour Tracing for Object of Segmented Images

  • Roy Chaoming Hsu
  • Yaw-Yu Lee
  • Bin-Wen Kao
  • Din-Yuen Chan
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5414)


A hardware design of shape-preserving contour tracing for objects in a segmented image for robot vision and pattern recognition applications is presented in this paper. The proposed contour tracing consists of two processes, namely progressive boundary linking (PBL) and synchronous redundancy pruning (SRP). The proposed method is realized on a System on Chip (SoC) with open-source processor IP core, LEON3, utilizing AMBA bus. Implementation results show that the proposed design achieves better results in terms of accuracy and hardware efficiency comparing with other existing boundary extraction methods such as morphological boundary extraction.


Boundary Extraction Contour Tracing SOC AMBA bus 


  1. 1.
    Bates, G.L., Nooshabadi, S.: FPGA Implementation of a Median Filter. In: Proc. of IEEE on Speech and Image Technologies for Computing and Telecommunications, pp. 437–440 (1997)Google Scholar
  2. 2.
    Hazra, A., Bhattacharyya, J., Banerjee, S.: Real Time Noise Cleaning of Ultrasound Images. In: Proc. of IEEE Symposium on Computer-Based Medical Systems, pp. 379–384 (2004)Google Scholar
  3. 3.
    Torres-Huitzil, C., Arias-Estrada, M.: An FPGA Architecture for High Speed Edge and Corner Detection. In: Proc. of IEEE International Workshop on Computer Architectures for Machine Perception, pp. 112–116 (2000)Google Scholar
  4. 4.
    Hussmann, S., Ho, T.H.: A High-speed Subpixel Edge Detector Implementation Inside a FPGA. Real-Time Imaging 9(5), 361–368 (2003)CrossRefGoogle Scholar
  5. 5.
    Jun, Y., Li, X.: Boundary Detection Using Mathematical Morphology. Pattern Recognition Letters 16(12), 1277–1286 (1995)CrossRefGoogle Scholar
  6. 6.
    Shih Frank, Y., Shouxian, C.: Adaptive Mathematical Morphology for Edge Linking. Information Sciences 167(1), 9–21 (2004)MathSciNetCrossRefzbMATHGoogle Scholar
  7. 7.
    Dong, P.: Implementation of Mathematical Morphological Operations for Spatial Data Processing. Computers & Geosciences 23(1), 103–107 (1997)CrossRefGoogle Scholar
  8. 8.
    Baumann, D., Tinembart, J.: Designing Mathematical Morphology Algorithms on FPGAs: An Application to Image Processing. In: Gagalowicz, A., Philips, W. (eds.) CAIP 2005. LNCS, vol. 3691, pp. 562–569. Springer, Heidelberg (2005)CrossRefGoogle Scholar
  9. 9.
    Ali, K.S.: Digital Circuit Design using FPGAS. Computers & Industrial Engineering 31(1), 127–129 (1996)MathSciNetCrossRefGoogle Scholar
  10. 10.
    Gustin, V.: An FPGA Extension to ALU Functions. Microprocessors and Microsystem 22(9), 501–508 (1999)CrossRefGoogle Scholar
  11. 11.
    Iakovidis, D.K., Maroulis, D.E., Bariamis, D.G.: FPGA Architecture for Fast Parallel Computation of Co-occurrence Matrices. Microprocessors and Microsystems 31(2), 160–165 (2007)CrossRefGoogle Scholar
  12. 12.
    Batlle, J., Marti, J., Ridao, P., Amat, J.: A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing. Real-Time Imaging 8(5), 345–356 (2002)CrossRefzbMATHGoogle Scholar
  13. 13.
    Oswaldo, C., Graham, M.: A Clocking Technique for FPGA Pipelined Designs. Journal of Systems Architecture 50(11), 687–696 (2004)CrossRefGoogle Scholar
  14. 14.
    Gonzalez, R.C., Woods, R.E.: Digital Image Processing 2/e. Prentice-Hall. Inc., New Jersey (2002)Google Scholar
  15. 15.
    Chan, D.-Y., Hsu, R.C.: Robust Shape-Preserving Contour Tracing with Synchronous Redundancy Pruning. Pattern Recognition Letters (29), 569–579 (2008)Google Scholar
  16. 16.
    Hedberg, H., Kristensen, F., Nilsson, P., Owall, V.: A low complexity architecture for binary image erosion and dilation using structuring element decomposition. In: IEEE International Symposium on Circuits and Systems, vol. 4, pp. 3431–3434 (2005)Google Scholar
  17. 17.
    Gaisler Research,

Copyright information

© Springer-Verlag Berlin Heidelberg 2009

Authors and Affiliations

  • Roy Chaoming Hsu
    • 1
  • Yaw-Yu Lee
    • 1
  • Bin-Wen Kao
    • 1
  • Din-Yuen Chan
    • 1
  1. 1.Department of Computer Science and Information EngineeringNational Chiayi UniversityChiayi City, ChiayiTaiwan

Personalised recommendations