Advertisement

Representations of Evolutionary Electronics

  • Xuesong Yan
  • Pan Fang
  • Qingzhong Liang
  • Chenyu Hu
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5370)

Abstract

For the evolutionary algorithm, the representation of the electronic circuit has two methods, one kind is code with the electronic circuit solution space, the other is code with the problem space. How weighs one representation quality may think the following questions? The first is the code method should as far as possible complete, it is say for the significance solution circuit or the optimize solution obtains in the problem space may represented by this code method. The second is the code method should speeds up the convergence speed of the algorithm search. The hardware representation methods mainly include binary bit string representation, tree representation, Cartesian Genetic Programming representation and other representations. In this paper, we will introduce the representations of the binary bit string and Cartesian Genetic Programming in detail, then give some examples of the two representations.

Keywords

Genetic Algorithm Field Programmable Gate Array Logic Gate Electronic Circuit Problem Space 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Zebulum, R.S., Pacheco, M.A., Vellasco, M.M.: Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. CRC Press, Boca Raton (2001)CrossRefGoogle Scholar
  2. 2.
    Zebulum, R., Pacheco, M., Vellasco, M.: Variable Length Representation in Evolutionary Electronics. Evolutionary Computation 8(1), 93–120 (1997)CrossRefGoogle Scholar
  3. 3.
    Thompson, A.: Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution. D. Phil. thesis, University of Sussex, Brighton, Sussex, England (1996)Google Scholar
  4. 4.
    Esbensen, H., Mazumder, P.: SAGA: A Unification of the genetic algorithm with simulated annealing and its application to macro-cell placement. In: Proceedings of the VLSI Design Conference, pp. 211–214. IEEE Computer Society Press, Los Alamitos (1994)Google Scholar
  5. 5.
    Esbensen, H.: A Macro-cell global router based on two genetic algorithms. In: Proceedings of the European Design Automation Conference, pp. 428–433. IEEE Computer Society Press, Los Alamitos (1994)Google Scholar
  6. 6.
    Kommu, V., Pomenraz, I.: GAFAP: Genetic Algorithm for FPGA technology mapping. In: European Design Automation Conference, pp. 300–305. IEEE Computer Society Press, Los Alamitos (1993)Google Scholar
  7. 7.
    Miller, J.F., Thomson, P.: Combinational and Sequential Logic Optimization Using Genetic Algorithms. In: Proceedings of the First IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA 1995), IEE Conference Publications No. 414, London, England, pp. 34–38 (1995)Google Scholar
  8. 8.
    Miller, J.F., Thomson, P., Fogarty, T.: Designing Electronic Circuits Using Evolutionary Algorithms. Arithmetic Circuits: A Case Study. In: Quagliarella, D., Periaux, J., Poloni, C., Winter, G. (eds.) Genetic Algorithms Recent Advancements and Industrial Applications, ch. 6. Wiley, New York (1997)Google Scholar
  9. 9.
    Higuchi, T., et al.: Evolvable Hardware with Genetic Learning. In: Proceedings of Simulated Adaptive Behavior. The MIT Press, Cambridge (1992)Google Scholar
  10. 10.
    Miller, J.F., Thomson, P.: Cartesian Genetic Programming. In: Poli, R., Banzhaf, W., Langdon, W.B., Miller, J., Nordin, P., Fogarty, T.C. (eds.) EuroGP 2000. LNCS, vol. 1802, pp. 121–132. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  11. 11.
    Yan, X.S., Wei, W., et al.: Design Electronic Circuits by Means of Gene Expression Programming. In: Proceedings of the First NASA/ESA Conference on Adaptive Hardware and Systems, pp. 194–199. IEEE Press, Los Alamitos (2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Xuesong Yan
    • 1
    • 2
  • Pan Fang
    • 1
    • 2
  • Qingzhong Liang
    • 1
    • 2
  • Chenyu Hu
    • 1
    • 2
  1. 1.School of Computer ScienceChina University of GeosciencesWu-HanChina
  2. 2.Research Center for Space Science and TechnologyChina University of GeosciencesWu-HanChina

Personalised recommendations