Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT
uppaalport is a new tool for component-based design and analysis of embedded systems. It operates on the hierarchically structured continuous time component modeling language SaveCCM and provides efficient model-checking by using partial-order reduction techniques that exploits the structure and the component behavior of the model. uppaalport is implemented as an extension of the verification engine in the uppaal tool. The tool can be used as back-end in to the Eclipse based SaveCCM integrated development environment, which supports user friendly editing, simulation, and verification of models.
KeywordsData Port Partial Order Reduction Time Automaton Primitive Component Large Case Study
Unable to display preview. Download preview PDF.
- 6.Carlson, J., Håkansson, J., Pettersson, P.: SaveCCM: An analysable component model for real-time systems. In: Proc. of the 2nd Workshop on Formal Aspects of Components Software (FACS 2005). Electronic Notes in Theoretical Computer Science. Elsevier, Amsterdam (2005)Google Scholar
- 10.Håkansson, J., Pettersson, P.: Partial order reduction for verification of real-time components. In: Proc. of 1st International Workshop on Formal Modeling and Analysis of Timed Systems. LNCS. Springer, Heidelberg (2007)Google Scholar