Abstract
A novel routing fabric is introduced that offers high flexibility at significantly lower silicon cost compared to routing fabrics currently incorporated in Field Programmable Gate Array (FPGA) devices, IP cores, and IP-core wrappers. This fabric is entirely constructed from multiplexers and unidirectional point-to-point connections, controlled by configuration bits. Key in optimizing its efficiency is to derive an appropriate connectivity pattern between logic blocks. Although this problem is complex in general, three guidelines have been identified to define suitable patterns. For a fabric connecting 4-input Look-Up-Tables, area savings of 60% are demonstrated when routing applications from the MCNC benchmark set. The use of multiplexer-based routing is not limited to these basic logic blocks only, so the potential of its usage for more complex logic blocks is illustrated as well. Benefits in timing closure, performance, and power are briefly discussed.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Lemieux, G., Lewis, J.: Design of Interconnection Networks for Programmable Logic. Kluwer Academic Publishers, Dordrecht (2004)
Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12(3), 288–298 (2004)
Lemieux, G., et al.: Directional and single-driver wires in FPGA interconnect. In: Proceedings of the IEEE International Conference on Field-Programmable Technology, pp. 41–48 (2004)
DeHon, A., Rubin, J.: Design of FPGA Interconnect for Multilevel Metallization. IEEE Transactions on VLSI systems 12(10), 1038 (2004)
M2000 US6594810 patent: Reconfigurable Integrated Circuit with a Scalable Architecture
Leopard Logic, US6940308 patent: Interconnect Network for a Field Programmable Gate Array
Danilin, A., Bennebroek, M.: Multiplexer-Based Routing Fabric for Reconfigurable Logic. In: Proceeding of the International Conference on Field Programmable Logic and Applications 2007, pp. 27–29 (August 2007)
Danilin, A., Bennebroek, M., Sawitzki, S.: A novel toolset for the development of FPGA-like reconfigurable logic. In: Proceeding of the International Conference on Field Programmable Logic and Applications 2005, pp. 640–643 (August 24–26, 2005)
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)
Bennebroek, M., Vranken, K., Danilin, A.: Stuck-At Fault Testing of FPGA Cores using Standard Test Pattern Generation Tools. In: Proceedings of the 11th IEEE European Test Symposium (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Danilin, A., Bennebroek, M., Sawitzki, S. (2008). A Novel Routing Architecture for Field-Programmable Gate-Arrays. In: Brinkschulte, U., Ungerer, T., Hochberger, C., Spallek, R.G. (eds) Architecture of Computing Systems – ARCS 2008. ARCS 2008. Lecture Notes in Computer Science, vol 4934. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78153-0_12
Download citation
DOI: https://doi.org/10.1007/978-3-540-78153-0_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78152-3
Online ISBN: 978-3-540-78153-0
eBook Packages: Computer ScienceComputer Science (R0)