Abstract
We present a simulation based study of an arrangement consisting of a sensor array, connected to a set of signal processing units (PUs), capable to be reconfigured in real time, depending on the signal type and processing requirements. The signal issued by a sensor is conveyed by means of an arbitration algorithm to a proper PU, so that the number of its state transitions should decrease. The algorithm also ensures a high throughput of the signals to be processed. The system includes queues at the PU level, to lower data loss. The functioning of the PUs is based upon two strategies: maximising task charge and standby state period, to maintain the highest number of spare PUs in order to decrease the reconfiguration actions and the associate power penalty. The sensors are capable to issue signals with variable frequency in time, a factor considered when prioritising among concomitantly generated signals.
Keywords
- Arbitration
- Processor unit
- Reconfiguration
- Sensor array
This is a preview of subscription content, access via your institution.
Buying options
Preview
Unable to display preview. Download preview PDF.
References
Kirianaki, N., et al.: Data Acquisition and Signal Processing for Smart Sensors. John Wiley & Sons, Chichester (2001)
Yurish, S. (ed.): Smart Sensors and MEMs. Kluwer Academic, Dordrecht (2005)
Bhat, S.: Energy Models for Network-on-Chip Components, M.Sc. Thesis, Technische Universiteit Eindhoven (2005)
Wiklund, D., Sathe, S., Liu, D.: Network on chip simulations for benchmarking. In: Proceedings of the International Workshop on SoC for Real-Time Applications, Banff - Canada (2004)
Benini, L., DeMicheli, G.: Networks on Chips: A New SoC Paradigm. Computer, vol. 7078 (January 2002)
Kumar, S., et al.: A Network on Chip Architecture and Design Methodology. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, vol. 117, IEEE Computer Society Press, Los Alamitos (2002)
Zeferino, C., Creutz, M., et al.: A Study on Communication Issues for Systems-on-Chip. In: Proceedings of Integrated Circuits and Systems Design (SBCCI), vol. 121 (2002)
Vermeulen, B., et al.: Bringing Communication Networks on a Chip: Test and Verification Implications. Communications Magazine, IEEE 41(9), 74–81 (2003)
Brockmeyer, et al.: Parametrizable Behavioral IP Module for a Data-Localized Low-Power FFT. In: Proc. IEEE Workshop on Signal Processing Systems (SIPS), Taiwan, pp. 635–644 (1999)
Maro, R., et al.: Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors, Workshop on Power-Aware Computer Systems, Cambridge, MA (2000)
Ienne, P., Pozzi, L., Vuletic, M.: On the Limits of Automatic Processor Specialisation by Mapping Dataflow Sections on Ad-hoc Functional Units, Technical Report 01/376, EPFL, Lausanne (2001)
Bai, Y., Bahar, R.I.: A Low-Power In-Order/Out-of-Order Issue Queue. ACM Trans. on Architecture and Code Optimization 1(2), 152–179 (2004)
Sinha, A., Chandrakasan, A.: Energy Efficient Real-Time Scheduling. In: Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design, San José, CA, pp. 458–463 (2001)
Guerrier, P., Greiner, A.: A Generic Architecture for On-Chip Packet-Switched Interconnections. In: DATE 2000, 250 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mocanu, O., Oliver, J. (2007). Simulation of a Signal Arbitration Algorithm for a Sensor Array. In: Moreno Díaz, R., Pichler, F., Quesada Arencibia, A. (eds) Computer Aided Systems Theory – EUROCAST 2007. EUROCAST 2007. Lecture Notes in Computer Science, vol 4739. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-75867-9_125
Download citation
DOI: https://doi.org/10.1007/978-3-540-75867-9_125
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-75866-2
Online ISBN: 978-3-540-75867-9
eBook Packages: Computer ScienceComputer Science (R0)