Abstract
With the significant driving force from the application domains, modern embedded systems are designed over heterogeneous multi-core SoC platforms. When more and more functions are integrated into one system, the designs of embedded systems have become more and more complicated. In particular, most of embedded multimedia applications are data intensive. Performance bottleneck are often caused by inappropriate bus architecture design within the system. In this paper, we present the algorithms for bus architecture optimization in MFASE. The algorithm takes the workloads in the system and their timing behavior requirements into account. The goal is to minimize the number of buses in the system without violating timing requirements. We prove that the minimzation problem is NP-hard and develop a heuristic algorithm. We evaluate the algorithm with extensive simulations. The performance results show that the algorithm reduce up to 80% of the bus cost and performs as well as optimal exponential algorithm does.
This work is supported in part by a grant from Academia Sinica Thematic program and part by a grant from the NSC program NSC 96-2752-E-002-008-PAE.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Ryu, K.K., Mooney, V.J.: Automated bus generation for multiprocessor soc design. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, pp. 1531–1549. IEEE Computer Society Press, Los Alamitos (2004)
Wolf, W.H.: An architectureal co-synthesis algorithm for distributed, embedded computing systems. IEEE Transactions on Very Large Scale Integration Systems 5, 218–229 (1997)
Yen, T.Y., Wolf, W.: Performance estimation for real-time distributed embedded systems. IEEE Transactions on Parallel and Distributed Systems 9, 1125–1136 (1998)
Zhang, Y., Ye, W., Irwin, M.J.: An alternative architecture for on-chip global interconnect: Segmented bus power modeling. In: The Thirty-Second Asilomar Conference on Signals, Systems and Computers, November 1–4, 1998, vol. 2, pp. 1062–1065 (1998)
Liveris, N.D., Banerjee, P.: Power aware interface synthesis for bus-based soc designs. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Feburary 16–20, 2004, vol. 2, pp. 864–869 (2004)
Shirvaikar, M., Estevez, L.: Digital camera with jpeg, mpeg4, mp3 and 802.11 features. In: Workshop Presentation, Embedded Systems Conference, San Francisco, USA (2002)
Rim, M., Jain, R., Leone, R.D.: Optimal allocation and binding in high-level synthesis. In: Proceedings. 29th ACM/IEEE Design Automation Conference, 1992, June 8–12, 1992, pp. 120–123. IEEE Computer Society Press, Los Alamitos (1992)
Kim, S., Im, C., Ha, S.: Schedule-aware performance estimation of communication architecture for efficient design space exploration. In: First IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (October 1-3, 2003)
Kim, S., Im, C., Ha, S.: Efficient exploration of on-chip bus architectures and memory allocation. In: CODES+ISSS 2004. Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp. 248–253. ACM Press, New York (2004)
Lahiri, K., Raghunathan, A., Dey, S.: Design space exploration for optimizing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23, 952–961 (2004)
Pandey, S., Glesner, M., Muhlhauser, M.: Performance aware on-chip communication syhthesis and optimization for shared multi-bus based architecture. In: ACM 17th Symposium on Integrated Circuits and Systems Design, ACM Press, New York (2005)
Garey, M.R., Johnson, D.S.: Computers and Intractability. W. H. Freeman and Company, New York (1979)
Dertouzos, M.L., Mok, A.K.: Multiprocessor online scheduling of hard-real-time tasks. IEEE Transactions on Software Engineering 15(12), 1497–1506 (1989)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 IFIP International Federation for Information Processing
About this paper
Cite this paper
Lien, CM., Chen, YS., Shih, CS. (2007). On-Chip Bus Architecture Optimization for Multi-core SoC Systems. In: Obermaisser, R., Nah, Y., Puschner, P., Rammig, F.J. (eds) Software Technologies for Embedded and Ubiquitous Systems. SEUS 2007. Lecture Notes in Computer Science, vol 4761. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-75664-4_30
Download citation
DOI: https://doi.org/10.1007/978-3-540-75664-4_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-75663-7
Online ISBN: 978-3-540-75664-4
eBook Packages: Computer ScienceComputer Science (R0)