Abstract
This paper presents a design-space exploration of the Galois/Counter Mode (GCM) algorithm with Advanced Encryption Standard (AES) as underlying block cipher for high throughput applications to combine data encryption and message authentication on FPGAs. Four different degrees of parallelism were implemented, namely a 128-, 64-, 32- and 16-bit wide data path calculating an output block in 1, 2, 4 and 8 clock cycles, respectively. Regarding the AES algorithm different SubBytes() and round architectures were evaluated against each other. For the multiplier required for GCM, two bit-parallel, a digit-serial and a hybrid architecture were evaluated. The different architectures were designed, implemented and tested on a Xilinx Virtex4-FX100 FPGA. All architectures support key lengths of 128, 192 and 256 bits and are equipped with a ready-to-use interface for real-world applications. A throughput of 15.3 Gb/s was reached. It pointed out that throughput rates for state-of-the-art communication channels can be achieved using reasonable hardware resources. The results comparing slice counts, RAM usage and speed are presented.
Keywords
Download to read the full chapter text
Chapter PDF
References
NIST: Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197 (2001), http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
Dworkin, M.: Recommendation for Block Cipher Modes of Operation. NIST Special Publication 800-38A (2001)
NIST: CSRC Proposed Modes of Operation (March 2007), http://csrc.nist.gov/CryptoToolkit/modes/proposedmodes/index.html
Hodjat, A., Verbauwhede, I.: A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA. In: Field-Programmable Custom Computing Machines, 2004. FCCM 2004. 12th Annual IEEE Symposium on (2004)
Moroioka, S., Satoh, A.: A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box architecture. In: ICCD 2002. Proceedings of the 2002 IEEE International Conference on Computer Design, IEEE Computer Society Press, Los Alamitos (2002)
Hamalainen, P., Alho, T., Hannikainen, M., Hamalainen, T.D.: Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core. In: DSD 2006: Proceedings of the 9th EUROMICRO Conference on Digital System Design, Washington, DC, USA, pp. 577–583. IEEE Computer Society Press, Los Alamitos (2006)
Satoh, A.: High-speed Hardware Architectures for Authenticated Encryption Mode GCM. In: Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium ISCAS 2006 (2006)
Yang, B., Mishra, S., Karri, R.: A High Speed Architecture for Galois/Counter Mode of Operation (GCM). Cryptology ePrint Archive, Report 2005/146 (2005), http://eprint.iacr.org/
Helion Technology: AES-GCM Cores (March 2007), http://www.heliontech.com/aes_gcm.htm
Algotronics Ltd.: GCM Extension for AES G3 Core (March 2007), http://www.algotronix.com/engineering/aes_gcm.html
Elliptic Semiconductor Inc.: High Throughput AES-GCM Core - 5 Gbps (March 2007), http://www.ellipticsemi.com/pdf/CLP-24_60102.pdf
PLD Applications Inc.: PCIe Xilinx-based Prototyping Boards (March 2007), http://www.plda.com/products/boards_xilinx.php
Rijmen, V.: Efficient Implementation of the Rijndael S-box, http://www.iaik.tugraz.at/research/krypto/AES/old/~rijmen/rijndael/sbox%pdf
Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC Implementation of the AES SBoxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol. 2271. Springer, Heidelberg (2002)
Paar, C.: Implementation Options for Finite Field Arithmetic for Elliptic Curve Cryptosystems. In: The 3rd workshop on Elliptic Curve Cryptography (October 1999)
Reyhani-Masoleh, A., Hasan, M.A.: Low Complexity Bit Parallel Architectures for Polynomial Basis Multiplication over GF(2m). IEEE Transactions on Computers 53(8), 945–959 (2004)
Wenkai Tang, H.W., Ahmadi, M.: VLSI implementation of bit-parallel word-serial multiplier in GF(2233). In: IEEE-NEWCAS Conference, 2005. The 3rd International (2005)
Sunar, B., Savas, E., Koc, C.K.: Constructing Composite Field Representations for Efficient Conversion. IEEE Trans. Comput. 52(11), 1391–1398 (2003)
Paar, C., Fleischmann, P., Soria-Rodriguez, P.: Fast Arithmetic for Public-Key Algorithms in Galois Fields with Composite Exponents. IEEE Trans. Comput. 48(10), 1025–1034 (1999)
Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D.: Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Tradeoff. In: D.Walter, C., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 334–350. Springer, Heidelberg (2003)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lemsitzer, S., Wolkerstorfer, J., Felber, N., Braendli, M. (2007). Multi-gigabit GCM-AES Architecture Optimized for FPGAs. In: Paillier, P., Verbauwhede, I. (eds) Cryptographic Hardware and Embedded Systems - CHES 2007. CHES 2007. Lecture Notes in Computer Science, vol 4727. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74735-2_16
Download citation
DOI: https://doi.org/10.1007/978-3-540-74735-2_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74734-5
Online ISBN: 978-3-540-74735-2
eBook Packages: Computer ScienceComputer Science (R0)