Abstract
Until now, the great majority of research in low-power systems has assumed a convex power model. However, recently, due to the confluence of emerging technological and architectural trends, standard convex models have been invalidated for the proper specification of power models with different execution speeds. For example, the use of a shutdown energy minimization strategy to eliminate leakage power in multiprocessor systems results in a non-convex trade-off between power and speed. Non-convexity renders the majority of previous power management schemes, algorithms, and even basic theorems invalid. For instance, the main premise that one has to run continuously using a single speed in order to minimize energy consumption for constant computation requirements is not valid anymore.
We study techniques for energy minimization where the power versus speed curve has a non-convex shape. We first identify and quantify sources of non-convexity. Minimizing energy when the power-speed model is non-convex is an NP-complete problem, even in the canonical and simple case where a task is to execute a specified amount of computation without dependencies, in a given amount of time. We address this problem using a non-linear function minimization based approach and demonstrate that on average the new solution saves at least 40% more energy on industrial processors than techniques that follow the convexity paradigm. Then we address common real-time task scenarios where the power-speed model is non-convex. Specifically, we introduce a heuristic for scheduling tasks onto a multiprocessor system with a non-trivial start-up cost and compare its performance to our mixed integer linear programming (MIP) formulation. We experimentally compare our neighbors heuristic with the well-known average rate algorithm, and find that it results in a 106% improvement while being only 14% worse than the optimal MIP solution.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
AMD PowerNow Technology Platform Design Guide for Embedded Processors. AMD Document number 24267a (December 2000)
Benini, L., DeMicheli, G.: System-Level Power: Optimization and Tools. In: International Symposium Low Power Embedded Design (ISLPED) (1999)
Benini, L., Bogliolo, A., DeMicheli, G.: A Survey of Design Techniques for System-Level Dynamic Power Management. IEEE Transactions on VLSI Systems 8(3) (2000)
Boyd, S., Vandenberghe, L.: Convex Optimization. Cambridge University Press, Cambridge (2004)
Calhoun, B.H., Chandrakasan, A.P.: Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits. In: International Symposium Low Power Embedded Design (ISLPED) (2004)
Calhoun, B.H., Wang, A., Chandrakasan, A.P.: Device sizing for minimum energy operation in subthreshold circuits. In: Custom Integrated Circuits Conference (CICC) (2004)
Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low- Power CMOS digital design. IEEE Journal of Solid-State Circuits 27(4), 473–484 (1992)
Garey, M.R., Johnson, D.S.: Computers and Intractability. In: A Guide to the Theory of NP-Completeness, W.H. Freeman and Company, New York (1979)
Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M.B.: Power optimization of variable-voltage core-based systems. In: Design Automation Conference (DAC) (1998)
ILOG CPLEX http://www.ilog.com/products/cplex/
Irani, S., Gupta, R.: Algorithms for Power Savings. In: Symposium on Discrete Algorithms (2003)
Ishihara, T., Yasuura, H.: Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In: International Symposium Low Power Embedded Design (ISLPED) (1998)
Jejurikar, R., Pereira, C., Gupta, R.: Leakage Aware Dynamic Voltage Scaling for Real-Time Embedded Systems. In: Design Automation Conference (DAC) (2004)
Kao, J., Narendra, S., Chandrakasan, A.: Subthreshold leakage modeling and reduction techniques. In: International Conference on Computer Aided Design (ICCAD) (2002)
Kwon, W.C., Kim, T.: Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors. In: Design Automation Conference (DAC) (2003)
Liu, C.L., Layland, J.W.: Scheduling Algorithms for Multiprogramming in Hard Real-Time Environment. Journal of ACM 20(1), 46–61 (1973)
Mastin, S.M., Flautner, K., Mudge, T., Blaauw, D.: Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads. In: International Conference on Computer Aided Design (ICCAD) (2002)
Nazhandali, L., Zhai, B., Olson, J., Reeves, A., Minuth, M.: Energy Optimization of Subthreshold-Voltage Sensor Network Processors. In: International Symposium on Computer Architecture (ISCA) (2005)
Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical Recipies in C: The Art of Scientific Computing. Cambridge University Press, New York (1994)
Soeleman, H., Roy, K., Paul, B.C.: Robust subthreshold logic for ultra-low power operation. IEEE Transactions on VLSI Systems 9(1) (2001)
Shin, Y., Choi, K.: Power Consious Fixed Priority Scheduling for Hard Real-Time Systems. In: Design Automation Conference (DAC) (1999)
Transmeta Crusoe Data Sheet. https://www.transmeta.com
Wang, A., Chandrakasan, A.P.: A 180mV FFT processor using subthreshold circuit techniques. In: Solid-State Circuits Conference, 2004. Digest of Technical (2004)
Wang, A., Chandrakasan, A.P., Kosonocky, S.V.: Optimal supply and threshold scaling for subthreshold CMOS circuits. In: International Symosium on VLSI (ISVLSI) (2002)
Wolf, W., Potkonjak, M.: A Methodology and Algorithms for the Design of Hard Real-Time Multi-Tasking ASICs. ACM Transaction on Design Automation of Electronic Systems (TOADES) 4(4), 430–459 (1999)
Yao, F., Demers, A., Shenker, S.: Scheduling for Reduced CPU Energy. IEEE Annual Foundations of Computer Science (FOCS) (1995)
Yu, Y., Prasanna, V.: Resource Allocation for Independent Real-Time Tasks in Heterogeneous Systems for Energy Minimization. In: International Conference on Computer Aided Design (ICCAD) (2001)
Zhai, B., Blaauw, D., Sylvester, D., Flautner, K.: Theoretical and practical limits of dynamic voltage scaling. In: Design Automation Conference (DAC), 2004. Zhang,Y. Hu, X., Chen, D. Z.: Task Scheduling and Voltage Selection for Energy Minimization. Design Automation Conference (2002)
Zhu, D., Melhem, R., Childeres, B.: Scheduling with Dynamic Voltage/Speed Adjustment using Slack Reclamation in Multi-processor Real-Time Systems. In: IEEE Real-Time Systems Symposium (2001)
Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M.B.: Power optimization of variable-voltage core-based systems. In: Design Automation Conference (DAC) (1998)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nahapetian, A., Dabiri, F., Potkonjak, M., Sarrafzadeh, M. (2007). Optimization for Real-Time Systems with Non-convex Power Versus Speed Models. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_43
Download citation
DOI: https://doi.org/10.1007/978-3-540-74442-9_43
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74441-2
Online ISBN: 978-3-540-74442-9
eBook Packages: Computer ScienceComputer Science (R0)