Abstract
This paper presents a Genetic algorithm (GA) based solution to co-optimize test scheduling and wrapper design for core based SOCs. Core testing solutions are generated as a set of wrapper configurations, represented as rectangles with width equal to the number of TAM (Test Access Mechanism) channels and height equal to the corresponding testing time. A locally optimal best-fit heuristic based bin packing algorithm has been used to determine placement of rectangles minimizing the overall test times, whereas, GA has been utilized to generate the sequence of rectangles to be considered for placement. Experimental result on ITC’02 benchmark SOCs shows that the proposed method provides better solutions compared to the recent works reported in the literature.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Marinissen, E.J., Goel, S.K., Lousberg, M.: Wrapper Design for Embedded Core Test. In: Proc. ITC, pp. 911–920 (2000)
Chakrabarty, K.: Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming. In: IEEE TCAD, pp. 1163–1174 (2000)
Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test Wrapper and Test Access Mechanism Co-Optimization for System-On-Chip. Journal of Electronic Testing: Theory and Applications 18, 18 (2002)
Huang, Y., et al.: Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Design. In: proc. ATS, pp. 265–270 (2001)
Huang, Y., Reddy, S.M., Cheng, W.-T. ,Reuter, P.: Optimal Core Wrapper Width Selection and SOC Test Scheduling Based On 3D-bin Packing Algorithm. In: Proc. Intl. Test Conference(ITC) Baltimore, pp. 74–82 (2002)
Ravikumar, C.P., Verma, A., Chandra, G.: A Polynomial Time Algorithm for Power Constrained Testing of Core-Based Systems, In: proc. ATS, pp. 107–112 (1999)
Xia, Y., Chrzanowska-Jeske, M., Wang, B., Jeske, M.: Using a Distributed Bin-Packing Approach for Core-based SOC Test Scheduling with Power Constraints. In: Proc. ICCAD, pp. 100–105 (2003 )
Su, C.-P., Wu, C.-W.: A Graph-Based Approach to Power-Constrained SOC Test Scheduling. Journal of Electronic Testing: Theory and Applications, 45–60 (2004)
Pouget, J., Larsson, E., Peng, Z.: Multiple-Constraint Driven System-On-Chip Test Time Optimization. Journal of Electronic Testing:Theory and Applications 21, 599–611 (2005)
Zhao, D., Upadhyay, S.: A Generic Resource Distribution and Test Scheduling Scheme for Embedded Core-Based SOCs. IEEE Trans. Instrumentation and Measurement 53, 318–329 (2004)
Iyengar, V., Chakrabarty, K.: Precedence-Based, Preemptive, and Power Constrained Test Scheduling for System-On-Chip. In: Proc. VLSI Test Symposium, 368–374 (2001)
Koranne, S., Iyengar, V.: On the Use of k-Tuples for SOC Test Schedule Representation. In: Proc. ITC, pp. 539–548 (2002)
Zou, D., Reddy, S.M., Pomeranz, I. ,Huang, Y.: SOC Test Schdeuling Using Simulated Annealing. In: Proc. VLSI Test Symposium, pp. 325–330 (2003)
Wuu, J.–Yi., Chen, T.-C., Chang, Y.-W.: SOC Test Scheduling Using B*-Tree Based Floor Planning Technique. In: Proc. ASP- DAC, pp. 1188–1191 (2005)
Larsson, E., Fujiwara, H.: System-On-Chip Test Scheduling with Reconfigurable Core Wrappers. IEEE Trans. VLSI Systems 14, 305–309 (2006)
Ahn, J.H., Kang, S.: SoC Test Scheduling Algorithm Using ACO-Based Rectangle Packing. In: Proc. ICIC, pp. 655–660 (2006)
Yu, Y., Peng, X.Y., Peng, Y.: A Test Scheduling Algorithm Based on Two-Stage GA. In: Proc. International Symposium on Instrumentation Science and Technology, pp. 658–662 (2006)
Marinissen, E.J., Iyengar, V., Chakrabarty, K.: A Set of Benchmarks for Modular Testing of SOCs. In: Proc. Int. Test Conf. pp. 519–528 (2002)
Melanie Mitchell: An Introduction to Genetic Algorithm, Prentice Hall India
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Giri, C., Sarkar, S., Chattopadhyay, S. (2007). Test Scheduling for Core-Based SOCs Using Genetic Algorithm Based Heuristic Approach. In: Huang, DS., Heutte, L., Loog, M. (eds) Advanced Intelligent Computing Theories and Applications. With Aspects of Artificial Intelligence. ICIC 2007. Lecture Notes in Computer Science(), vol 4682. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74205-0_107
Download citation
DOI: https://doi.org/10.1007/978-3-540-74205-0_107
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74201-2
Online ISBN: 978-3-540-74205-0
eBook Packages: Computer ScienceComputer Science (R0)