Advertisement

A SystemC/TLM Semantics in Promela and Its Possible Applications

  • Claus Traulsen
  • Jérôme Cornet
  • Matthieu Moy
  • Florence Maraninchi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4595)

Abstract

SystemC has become a de facto standard for the modeling of systems-on-a-chip, at various levels of abstraction, including the so-called transaction level (TL). Verifying properties of a TL model requires that SystemC be translated into some formally defined language for which there exist verification back-ends. Since SystemC has no formal semantics, this includes a careful encoding of the SystemC scheduler, which has both synchronous and asynchronous features, and a notion of time. In a previous work, we presented a complete chain from SystemC to a synchronous formalism and its associated verification tools. In this paper, we describe the encoding of the SystemC scheduler into an asynchronous formalism, namely promela (the input language for spin). We comment on the possible uses for this new encoding.

Keywords

Function Call Formal Semantic Register Transfer Level Transaction Level Partial Order Reduction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Benveniste, A., le Guernic, P., Jacquemot, C.: Synchronous programming with events and relations: the Signal language and its semantics. Technical Report 459, IRISA, Rennes, France (1989)Google Scholar
  2. 2.
    Berry, G.: The foundations of Esterel. In: Plotkin, G., Stirling, C., Tofte, M. (eds.): Proof, Language and Interaction: Essays in Honour of Robin Milner ( 2000)Google Scholar
  3. 3.
    Bosnacki, D., Dams, D.: Discrete-time Promela and Spin. In: Ravn, A.P., Rischel, H. (eds.) FTRTFT 1998. LNCS, vol. 1486, pp. 307–310. Springer, Heidelberg (1998)Google Scholar
  4. 4.
    Bozga, M., Graf, S., Ober, I., Ober, I., Sifakis, J.: The IF toolset. In: 4th International School on Formal Methods for the Design of Computer, Communication and Software Systems: Real Time, SFM-04:RT, Bologna, September 2004. LNCS Tutorials, Springer, Heidelberg (2004)Google Scholar
  5. 5.
    Drechsler, R., Große, D.: CheckSyC: An Efficient Property Checker for RTL SystemC Designs. ISCAS 4, 4167–4170 (2005)Google Scholar
  6. 6.
    Feiler, P.: Architecture Analysis & Design Language (AADL). Technical Report AS5506, SAE International (2004)Google Scholar
  7. 7.
    Ghenassia, F. (ed.): Transaction Level Modeling with SystemC, TLM Concepts and Applications for Embedded Systems. Springer, Heidelberg (2005)Google Scholar
  8. 8.
    Halbwachs, N., Lagnier, F., Ratel, C.: Programming and verifying critical systems by means of the synchronous data-flow programming language lustre. IEEE Transactions on Software Engineering, Special Issue on the Specification and Analysis of Real-Time Systems (September 1992)Google Scholar
  9. 9.
    Hoffmann, D., Gerlach, J., Ruf, J., Kropf, T., Mueller, W., Rosenstiehl, W.: The Simulation Semantics of SystemC. In: DATE, pp. 64–70 (2001)Google Scholar
  10. 10.
    Holzmann, G.J.: The SPIN Model Checker: Primer and Reference Manual. Addison-Wesley Professional, London (2004)Google Scholar
  11. 11.
    Kroening, D., Sharygina, N.: Formal Verification of SystemC by Automatic Hardware/Software Partitioning. In: MEMOCODE 2005, pp. 101–110 (2005)Google Scholar
  12. 12.
    Larsen, K.G., Pettersson, P., Yi, W.: UPPAAL in a Nutshell. Int. Journal on Software Tools for Technology Transfer 1(1–2), 134–152 (1997)zbMATHCrossRefGoogle Scholar
  13. 13.
    McMillan, K.L.: The SMV system (November 06, 1992)Google Scholar
  14. 14.
    Moy, M.: Techniques and Tools for the Verification of Systems-on-a-Chip at the Transaction Level. PhD thesis, INPG, Grenoble, France (December 2005)Google Scholar
  15. 15.
    Moy, M., Maraninchi, F., Maillet-Contoz, L.: Pinapa: An extraction tool for systemc descriptions of systems-on-a-chip. In: EMSOFT (September 2005)Google Scholar
  16. 16.
    Moy, M., Maraninchi, F., Maillet-Contoz, L.: LusSy: an pen Tool for the Analysis of Systems-on-a-Chip at the Transaction Level. Design Automation for Embedded Systems 10(2-3), 73–104 (2006)CrossRefGoogle Scholar
  17. 17.
    Open SystemC Initiative. IEEE 1666: SystemC Language Reference Manual (2005) www.systemc.org
  18. 18.
    Salem, A.: Formal Semantics of Synchronous SystemC. DATE 1, 10376–10381 (2003)Google Scholar
  19. 19.
    Talpin, J.-P., Le Guernic, P., Shukla, S., Gupta, R.: Compositional behavioral modeling of embedded systems and conformance checking. International Journal on Parallel processing, special issue on testing of embedded systems (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2007

Authors and Affiliations

  • Claus Traulsen
    • 1
    • 2
  • Jérôme Cornet
    • 1
  • Matthieu Moy
    • 1
  • Florence Maraninchi
    • 1
  1. 1.Verimag, Centre Équation - 2, avenue de Vignate, 38610 GIÈRES —France
  2. 2.Dept. of Computer Science, Christian-Albrechts-Universität zu Kiel, Olshausenstr. 40, 24098 KIEL —Germany

Personalised recommendations