Abstract
The paper presents a novel mapping and routing technique for the mesh based NoC design problem with an objective of minimizing the energy consumption and normalized worst link-load. The proposed algorithm is a particle swarm optimization (PSO) based two phases process, one is mapping core onto NoC, and another is the allocation of routing path. The proposed algorithm uses a novel representation for PSO particle. Experimental results show that the proposed technique can reduce the normalized worst link-load by 20% on average while guarantee a low energy consumption.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Jantsch, A., Tenhunen, H.: Nonlinear oscillations and Network on Chip. Kluwer Academic Publishers, Dordrecht (2003)
Benini, L., Micheli, G.D.: Networks on Chips: A New SoC Paradigm. IEEE Computer 1, 70–78 (2002)
Wielage, P., Goossens, K.: Networks on silicon: Blessing or Nightmare? In: DSD’02, Dortmund, Germany, p. 196 (2002)
Ogras, U.Y., Hu, J., Marculescu, R.: Key Research Problems in NoC Design: A Holistic Perspective. In: CODES+ISSS’05, Jersey City, NJ, pp. 69–74 (2005)
Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: DAC’01, pp. 69–74 (2001)
Kumar, S., Jantsch, A.: A Network on Chip Architecture and Design Methodology. In: VLSI’02, pp. 105–112 (2002)
Lei, T., Kumar, S.: A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture. In: DSD’03, Antalya, Turkey, pp. 180–187 (2003)
Srinivasa, K., Chatha, K.S.: ISIS: A Genetic Algorithm. based Technique for Custom On-Chip Interconnection Network Synthesis. In: VLSID’05, Kolkata, India, pp. 623–628 (2005)
Hu, J., Marculescu, R.: Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC architecture. In: DAT’03, pp. 10688–10693 (2003)
Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: DATE’04, Paris, France, pp. 896–901 (2004)
Rhee, C.-E., Jeong, H.-Y., Ha, S.: Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures. In: ICCD’04, San Jose, CA, USA, pp. 438–443 (2004)
Kennedy, J., Eberhart, R.C.: Particle swarm optimization. In: ICNN, pp. 1942–1948 (1995)
Shi, Y., Eberhart, R.: Empirical Study of Particle Swarm Optimization. In: CEC’99, Washington, DC, USA, pp. 1945–1950 (1999)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Wenbiao, Z., Yan, Z., Zhigang, M. (2007). A Link-Load Balanced Low Energy Mapping and Routing for NoC. In: Lee, YH., Kim, HN., Kim, J., Park, Y., Yang, L.T., Kim, S.W. (eds) Embedded Software and Systems. ICESS 2007. Lecture Notes in Computer Science, vol 4523. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-72685-2_6
Download citation
DOI: https://doi.org/10.1007/978-3-540-72685-2_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-72684-5
Online ISBN: 978-3-540-72685-2
eBook Packages: Computer ScienceComputer Science (R0)