Abstract
Generally, reconfigurable logic devices have been classified as fine-grained or coarse-grained devices depending on the input size of their logic cells. These architectures have conflicting characteristics, which limits their application domain for an efficient implementation. In order to solve this constraint, we propose a variable grain logic cell (VGLC) architecture that exhibits the characteristics of both fine-grained and coarse-grained cells. In this study, we investigate a VGLC structure and its mapping technique. We evaluate the capability of VGLC with respect to its critical path delay, implementation area, and configuration data bits; we propose a maximum improvement of 49.7%, 54.6%, and 48.5% in these parameters, respectively.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Kuon, I., Rose, J.: Measuring the Gap between FPGAs and ASICs. In: Proc. of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, Feb. 2006, pp. 21–30. ACM, New York (2006)
Amagasaki, M., et al.: Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device. In: Proc. of The 14th IFIP International Conference on Very Large Scale Integration, Oct. 2006, pp. 198–203 (2006)
Opencores org, http://www.opencores.org/
Leijten-Nowak, K., van Meerbergen, J.L.: An FPGA Architecture with Enhanced Datapath Functionality. In: Proc. of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, Feb. 2003, pp. 195–204. ACM, New York (2003)
Rose, J., et al.: Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency. IEEE J. Solid-State Circuits 25(5), 1217–1225 (1990)
Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table based FPGA Designs. Trans. on CAD 13(1), 1–12 (1994)
Cong, J., Xu, S.: Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources. In: Proc. ACM/IEEE International Conference on Computer Aided Design, Nov. 1998, pp. 40–45. IEEE Computer Society Press, Los Alamitos (1998)
UCLA CAD-LAB, http://cadlab.cs.ucla.edu/
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)
Xilinx, Inc., Xilinx XC4000 Data Sheet (1999)
McElvain, K.: IWLS’93 Benchmark Set: Version 4.0. Distributed as part of the MCNC International Workshop on Logic Synthesis ’93 benchmark distribution (May 1993)
Dehon, A.: Reconfigurable Architectures for General-Purpose Computing. MIT, Artificial Intelligence Laboratory. AI Technical Report No.1586 (1996)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Matsuyama, K., Amagasaki, M., Nakayama, H., Yamaguchi, R., Iida, M., Sueyoshi, T. (2007). Evaluating Variable-Grain Logic Cells Using Heterogeneous Technology Mapping. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2007. Lecture Notes in Computer Science, vol 4419. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71431-6_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-71431-6_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71430-9
Online ISBN: 978-3-540-71431-6
eBook Packages: Computer ScienceComputer Science (R0)