A Low Power Compression Processor for Body Sensor Network System

  • Hyejung Kim
  • Sungdae Choi
  • Hoi-Jun Yoo
Part of the IFMBE Proceedings book series (IFMBE, volume 13)


A low power 16-bit RISC is proposed for body sensor network system. The RISC is designed of basic 3 stage pipeline architecture which has 28 instruction sets. Some special instructions are proposed for efficient applications. The lossless compression accelerator is embedded in the RISC to support the low energy data compression. The accelerator consists of 16×16-bit storage array which has vertical and horizontal access path. By using the accelerator the energy consumption of the lossless compression operation is reduced by 95%. The RISC is implemented by 1-poly 6-metal 0.18um CMOS technology with 16k gates. It operates at 4MHz and consumes 24.2uW at 0.6V supply voltage.


Body Sensor Network RISC Lossless Compression 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Sungdae Choi, Seong-Jun Song, Kyomin Sohn, Hyejung Kim, Jooyoung Kim, Namjun Cho, Jeong-Ho Woo, Jerald Yoo and Hoi-Jun Yoo, “A Multi-Nodes Human Body Communication Sensor Network Control Processor,” Proc. CICC, Sep.2006.Google Scholar
  2. 2.
    Benton H. Calhoun, Denis C. Daly, Naveen Verma, Daniel F. Finchelstein, David D. Wentzloff, Alice Wang, Seong-Hwan Cho, and Anantha P. Chandrakasan, “Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes.” IEE Tran. Computer, vol.54, no.6, pp.727–740, Jun.2005.CrossRefGoogle Scholar
  3. 3.
    Mark Hempstead, Nikhil Tripathi, Patrick Mauro, Gu-Yeon Wei, David Brooks, “An Ultra Low Power System Architecture for Sensor Network Applications,” Proc. ISCA 2005.Google Scholar
  4. 4.
    Brett A. Warneke, Kristofer S.J. Pister, “An Ultra-Low Energy Microcontroller for SmartDust Wireless Sensor Networks,” Proc. ISSCC, Feb.2004.Google Scholar
  5. 5.
    Virantha N. Ekanayake, Clinton Kelly, IV, and Rajit Manohar, “BitSNAP: Dynamic Significance Compression For a Low-Energy Sensor Network Asynchronous Processor,” Proc. ASYNC, pp.144–154, Mar.2005.Google Scholar
  6. 6.
    Leyla Nazhandali, et al, “A Second-Generation Sensor Network Processor with Application-Driven Memory Optimizations and Out-of-Order Execution,” Proc. ACM CASES, pp.249–256, Sep.2005.Google Scholar
  7. 7.
    Naoto Kimura and Shaharm Latifi, “A Survey on Data Compression in Wireless Sensor Networks,” Proc. ITCC 2005.Google Scholar
  8. 8.
    S. Song, et al., “A 2Mb/s Widband Pulse Transceiver with Direct-Coupled Interface for Human Body Communication,” Proc. IEEE ISSCC 2006.Google Scholar
  9. 9. Scholar

Copyright information

© International Federation for Medical and Biological Engineering 2007

Authors and Affiliations

  1. 1.Semiconductor System Laboratory Department of Electrical Engineering and Computer ScienceKAISTDaejeonKorea

Personalised recommendations