Design and Implementation of an Image CoProcessor

  • R. Ebrahimi Atani
  • S. Mirzakuchaki
  • S. Ebrahimi Atani
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5099)

Abstract

This paper presents a novel DA based 2D DCT/DST coprocessor architecture for the synchronous design in a Xilinx FPGA device. A 1.2V, 90nm triple-oxide technology, Virtex-IV FPGA is used for final implementation and maximum operating frequency of 117 MHz is achieved. Using XPower toolbox, the total dynamic power consumption of 393 mW is measured. The paper presents the trade-offs involved in designing the architecture, and the design for performance issues.

Keywords

Discrete Cosine Transform Digital Signal Processing Field Programmable Gate Array CORDIC Algorithm Distribute Arithmetic 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Amiri, M., Ebrahimi Atani, R., Mirzakuchaki, S., Mahdavi, M.: Design and Implementation of 50 MHz DXT Coprocessor. In: 10th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, August 29-31, 2007, pp. 43–50. IEEE press, Lubeck (2007)CrossRefGoogle Scholar
  2. 2.
    EL-Bannai, A., EL-Fattah, A., Fakhr, W.: An efficient implementation of the 1D DCT using FPGA technology. In: 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, May 24-27, 2004, vol. 27, pp. 356–360 (2004)Google Scholar
  3. 3.
    Ebrahimi Atani, R., Mirzakuchaki, S., Samii, F., Nasrollahzadeh, M.: Design and Implementation of a 157 MHz DA-Based DXT Coprocessor. In: 4th IEEGCC conference, Manama, Kingdom of Bahrain, November 11-14 (2007)Google Scholar
  4. 4.
    Ahmed, N., Natarajan, T., Rao, K.R.: Discrete cosine transform. IEEE Transactions on Computers C-23(1), 90–93 (1974)CrossRefMathSciNetGoogle Scholar
  5. 5.
    Wu, H.R., Paoloni, F.J.: A two-dimensional fast cosine transform algorithm based on Hou’s approach. IEEE Transactions on Signal Processing 39(2), 544–546 (1991)CrossRefGoogle Scholar
  6. 6.
    Chen, W.H., Smith, C.H., Fralick, S.C.: A fast computational algorithm for the discrete Cosine transform. IEEE Transactions on Communications 25(9), 1004–1009 (1977)MATHCrossRefGoogle Scholar
  7. 7.
    Ghosh, S., Venigalla, S., Bayoumi, M.: Design and Implementation of a 2D-DCT Architecture using Coefficient Distributed Arithmetic. In: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, May 11-12, 2005, pp. 162–166 (2005)Google Scholar
  8. 8.
    Aggoun, A., Jalloh, I.: Two-dimensional DCT/IDCT architecture. In: IEE Proceedings Computers and Digital Techniques, January 2-10, 2003, vol. 150(1), pp. 2–10. IEEE Press, Los Alamitos (2003)Google Scholar
  9. 9.
    Baoyu, Z.: A New Algorithm for the 2D Discrete Cosine Transform. In: Fourth International Conference on Signal Processing Proceedings, October 12-16, 1998, pp. 85–88. IEEE Press, Los Alamitos (1998)Google Scholar
  10. 10.
    Samadi, P., Wu, H., Ahmadi, M.: The 2-D Quantized DCT With Distributed Arithmetic. In: Canadian Conference on Electrical and Computer Engineering, May 2006, pp. 2049–2052. IEEE Press, Ottawa (2006)CrossRefGoogle Scholar
  11. 11.
    Gonzalez, R., Woods, C.: Digital Image Processing, 3rd edn. Pearson, Prentice Hall (2007)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • R. Ebrahimi Atani
    • 1
  • S. Mirzakuchaki
    • 1
  • S. Ebrahimi Atani
    • 2
  1. 1.EE DepartmentIUST, NarmakTehranIran
  2. 2.Department of MathematicsGuilan University, Faculty of ScienceRashtIran

Personalised recommendations