Advertisement

Performance of OpenMP Benchmarks on Multicore Processors

  • Ami Marowka
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5022)

Abstract

The appearance of Multicore processors brings high performance computing to the desktop and opens the doors of mainstream computing for parallel computing. This paradigm shift leads the integration of parallel programming standards for high-end shard-memory machine architectures into desktop programming environments. In this paper we present a performance study of these new systems. We evaluate the performance of an OpenMP shared-memory programming model that is integrated into Microsoft Visual Studio C++ 2005 and Intel C++ compilers on a multicore processor. We benchmarked using the NAS OpenMP high-level applications benchmarks and the EPCC OpenMP low-level benchmarks. We report the basic timings, scalability, and runtime profiles of each benchmark and analyze the running results.

Keywords

Multicore Processor Chunk Size Master Thread Core Cycle OpenMP Directive 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Geer, D.: Chip makers turn to multicore processors. IEEE Computer (May 2005)Google Scholar
  2. 2.
    Marowka, A.: Parallel Computing on Any Desktop. Communication of ACM 50(9), 74–78 (2007)CrossRefGoogle Scholar
  3. 3.
    OpenMP Application Program Interface, http://www.openmp.org
  4. 4.
    Bailey, D.H., Harsis, T., Saphir, W., der Wijngaart, R.V., Woo, A., Yarrow, M.: The NAS Parallel Benchmarks 2.0. Report NAS-95-020, Nasa Ames Research Center (December 1995)Google Scholar
  5. 5.
    Jin, H., Frumkin, M., Yan, J.: The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance. Report NAS-99-011, Nasa Ames Research Center (October 1999)Google Scholar
  6. 6.
  7. 7.
    Mark Bull, J.: Measuring Synchronisation and Scheduling Overheads in OpenMP. In: Proceeding of First European Workshop on OpenMP (EWOMP 1999), Lund, Sweden (October 1999)Google Scholar
  8. 8.
    Doweck, J.: Inside Intel Core Micro architecture and Smart Memory Access. A White Paper, Intel (2006)Google Scholar
  9. 9.
    Mendelson, A., Mandelblat, J., Gochman, S., Shemer, A., Chabukswar, R., Niemeyer, E., Kumar, A.: ICMP Implementation in Systems Based on the Intel Core Duo Processor. Intel Technology Journal 10(02) (May 15, 2006)Google Scholar
  10. 10.
    Furlinger, K., Gerndt, M., Dongarra, J.: Scalability Analysis of the SPEC OpenMP Benchmarks on Large-Scale Shared Memory Multiprocessors. In: Proceeding of ICCS 2007 (2007)Google Scholar
  11. 11.
    Tian, T.: Tips for effective usage of the shared cache in multicore architectures. Embedded.com, Jaunyary 23 (2007), http://embedded.com/showArticle.jhtml?articleID=196902691
  12. 12.
    Bull, J.M., O’Neill, D.: Microbenchmark Suite for OpenMP 2.0. In: Proceedings of the Third European Workshop on OpenMP (EWOMP 2001), Barcelona, Spain, pp. 41–48 (September 2001)Google Scholar
  13. 13.

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Ami Marowka
    • 1
  1. 1.Shenkar College of Engineering and DesignRamat-GanIsrael

Personalised recommendations