Abstract
In this paper, an efficient VLSI architecture of full-search variable block size motion estimation (VBSME) suitable for high quality video is proposed. Memory bandwidth in high-quality video is a mainly responsible for throughput limitations and power consumption in VBSME. The proposed architecture is designed for reducing the memory bandwidth by adopting “meander”-like scan for a high overlapped data of the search area and using on-chip memory to reuse the overlapped data. We can reuse the previous candidate block of 98% for the current one and save memory access cycles about 19% in a search range of [-32, +31]. The architecture has been prototyped in Verilog HDL and synthesized by Synopsys Design Compiler with Samsung 0.18um standard cell library. Under a clock frequency of 67MHz, The simulation result shows that the architecture can achieve the real-time processing of 720x576 picture size at 30fps with the search range of [-32~+31].
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
De Vos, L., Schobinger, M.: VLSI Architecture for a Flexible Block Matching Processor. IEEE Transactions on Circuits and Systems 5(5) (1995)
Jen-Chieh, T., Tian-Sheuan, C., Chein-Wei, J.: On the Data Reuse and Memory Bandwidth Analysis for Full-Search Block-Matching VLSI Architecture. IEEE Transactions on Circuits and Systems for Video Technology 12 (2002)
Komarek, T., Pirsch, P.: Array Architectures for Block Matching Algorithms. IEEE Transactions on Circuits and Systems 36 (1989)
Yu-Wen, H., Tu-Chih, W., Bing-Yu, H., Liang-Gee, C.: Hardware Architecture Design for Variable Block Size Motion Estimation in MPEG-4 AVC/JVT/ ITU-T H.264. In: Proc. IEEE International Symposium on Circuits and Systems, vol. 2 (2003)
Min-ho, K., In-gu, H., Soo-Ik, C.: A Fast VLSI Architecture for Full-Search Variable Block Size Motion Estimation in MPEG-4 AVC/H.264. In: Asia and South Pacific, vol. 1 (2005)
Yap, S.Y., McCanny, J.V.: A VLSI Architecture for Advanced Video Coding Motion Estimation. In: Proc. IEEE International Conference on Application-Specific Systems, Architectures, and Processors (2003)
Kuhn, P.M., Weisgerber, A., Poppenwimmer, R., Stechele, W.: A Flexible VLSI Architecture for Variable Block Size Segment Matching with Luminance Correction. In: IEEE International conference on Application-Specific Systems, Architectures, and Processors (1997)
Kittitornkun, S., Yu Hen, H.: Frame-Level Pipelined Motion Estimation Array Processor. IEEE Transactions on Circuits and Systems for Video Technology 11 (2001)
De Vos, L., Stegherr, M.: Parameterizable VLSI Architectures for the Full-Search Block-Matching Algorithm. IEEE Transactions on Circuits and Systems 36 (1989)
Rahman, C.A., Badawy, W.: A Quarter Pel Full Search Block Motion Estimation Architecture for H.264/AVC. In: IEEE International Conference on Multimedia and Expo (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pyen, SM., Min, KY., Chong, JW. (2006). An Efficient VLSI Architecture for Full-Search Variable Block Size Motion Estimation in H.264/AVC. In: Cham, TJ., Cai, J., Dorai, C., Rajan, D., Chua, TS., Chia, LT. (eds) Advances in Multimedia Modeling. MMM 2007. Lecture Notes in Computer Science, vol 4352. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-69429-8_5
Download citation
DOI: https://doi.org/10.1007/978-3-540-69429-8_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-69428-1
Online ISBN: 978-3-540-69429-8
eBook Packages: Computer ScienceComputer Science (R0)