An Encryption-Enabled Network Protocol Accelerator

  • Steffen Peter
  • Mario Zessack
  • Frank Vater
  • Goran Panic
  • Horst Frankenfeldt
  • Michael Methfessel
Part of the Lecture Notes in Computer Science book series (LNCS, volume 5031)


Even in light-weight wireless computing applications, processing of network-protocols becomes more and more computation- and energy-hungry, with increasing data rated and the need for security operations. To cope with such requirements and as alternative to heavy-weight computation systems we propose an embedded system that is build for fast network-processing while supporting acceleration of state-of-the-art symmetric (AES) and asymmetric (ECC) cryptographic operations. We demonstrate how to build a dedicated TCP accelerating system based on a profiling analysis. We also discuss optimized implementations of the AES and ECC cryptographic protocols while considering the trade-off between software and hardware. Compared to an initial software-only implementation our final system accelerates the protocol handling by a factor of three, while the cryptographic operations are improved by two orders of magnitude. Our system which was manufactured in 0.25μm CMOS technology needs about 55 mW for a data rate of 40 MBit/sec.


Advance Encryption Standard Elliptic Curve Cryptography Hardware Accelerator Cryptographic Operation Copy Operation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Clark, D.D., Jacobson, V., Rornkey, J., Salwen, H.: An analysis of tcp processing overhead. IEEE Communications Magazine, 23–29 (1989)Google Scholar
  2. 2.
    Daemon, J.: AES implementation, optimized ANSI C v2.0.,
  3. 3.
    Dunkels, A.: lwIP – a lightweight TCP/IP stack (October 2002),
  4. 4.
    Dyka, Z., Langendoerfer, P.: Area efficient hardware implementation of elliptic curve cryptography by iteratively applying karatsuba’s method. In: DATE, pp. 70–75 (2005)Google Scholar
  5. 5.
    Foong, A.P., Huff, T.R., Hum, H.H., Patwardhan, J.R., Regnier, G.J.: Tcp performance re-visited. In: ISPASS 2003: Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software (2003)Google Scholar
  6. 6.
    Freimuth, D., Hu, E., LaVoie, J., Mraz, R., Nahum, E., Pradhan, P., Tracey, J.: Server network scalability and tcp offload. In: ATEC 2005: Proceedings of the USENIX Annual Technical Conference 2005 (2005)Google Scholar
  7. 7.
    Innovations for High Performance microelectronics. IHP microelectronics: technology (2006),
  8. 8.
    ARM Limited. AMBA specification, revision 2.0 (1999), ARM website
  9. 9.
    López, J., Dahab, R.: Fast Multiplication on Elliptic Curves over GF(2m) without Precomputation. In: Koç, Ç.K., Paar, C. (eds.) CHES 1999. LNCS, vol. 1717, Springer, Heidelberg (1999)CrossRefGoogle Scholar
  10. 10.
    Regnier, G., Minturn, D., McAlpine, G., Saletore, V., Foong, A.: Eta: Experience with an intel xeon processor as a packet processing engine. In: 11th Symposium on High Performance Interconnects (2003)Google Scholar
  11. 11.
    Riedel, I.: Security in ad-hoc networks: Protocols and elliptic curve cryptography on an embedded platform. Master’s thesis, Ruhr-Universitaet Bochum (2003)Google Scholar
  12. 12.
    Scott, M.: MIRACL—A Multiprecision Integer and Rational Arithmetic C/C++ Library, Version 5.0. In: Shamus Software Ltd, Dublin, Ireland (2005),
  13. 13.
    Shalev, L., Makhervaks, V., Machulsky, Z., Biran, G., Satran, J., Ben-Yehuda, M., Shimony, I.: Loosely coupled tcp acceleration architecture. In: HOTI 2006: Proceedings of the 14th IEEE Symposium on High-Performance Interconnects (2006)Google Scholar
  14. 14.
    Steenkiste, P.: Design, implementation, and evaluation of a single-copy protocol stack. Software Practice and Experience 28(7), 749–772 (1998)CrossRefGoogle Scholar
  15. 15.
    Synopsys Inc. PrimePower: Full-Chip Dynamic Power Analysis for Multimillion-Gate Designs (2005),
  16. 16.
    FIPS U.S. Department of Commerce/NIST. Advanced Encryption Standard (AES), FIPS PUB 197 (2001),
  17. 17.
    Vater, F., Langendörfer, P.: An area efficient realisation of aes for wireless devices. it - Information Technology 49(3), 188–193 (2007)CrossRefGoogle Scholar
  18. 18.
    Wolkerstorfer, J.: An asic implementation of the aes-mixcolumn operation. In: Austrochip (2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2008

Authors and Affiliations

  • Steffen Peter
    • 1
  • Mario Zessack
    • 1
  • Frank Vater
    • 1
  • Goran Panic
    • 1
  • Horst Frankenfeldt
    • 1
  • Michael Methfessel
    • 1
  1. 1.IHP GmbHFrankfurt/OderGermany

Personalised recommendations