Abstract
We present a new switch block for FPGAs with segmented routing architectures. We show that the new switch block outperforms all previous switch blocks over a wide range of segmented architectures in terms of area, with virtually no impact on speed. For segments of length four, our switch block results in an FPGA with 13% fewer transistors in the routing fabric.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Rose, J., Hill, D.: Architectural and physical design challenges for one-million gate FPGAs and beyond. In: Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 1997, pp. 129–132 (1997)
Xilinx, Inc., The Programmable Logic Data Book (1994)
Lemieux, G.G., Brown, S.D.: A detailed router for allocating wire segments in field-programmable gate arrays. In: Proceedings of the ACM Physical Design Workshop (April 1993)
Chang, Y.-W., Wong, D., Wong, C.: Universal switch modules for FPGA design. ACM Transactions on Design Automation of Electronic Systems 1, 80–101 (1996)
Wilton, S.J.E.: Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. PhD thesis, University of Toronto (1997)
Betz, V.: Architecture and CAD for Speed and Area Optimizations of FPGAs. PhD thesis, University of Toronto (1998)
Betz, V., Rose, J.: FPGA routing architecture: Segmentation and buffering to optimize speed and density. In: Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (February 1999)
Cong, J., Ding, Y.: FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 13, 1–12 (1994)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Masud, M.I., Wilton, S.J.E. (1999). A New Switch Block for Segmented FPGAs. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_28
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive