Abstract
We describe serial hardware libraries which have been developed as building blocks for designs involving arithmetic, digital signal processing and video operations. These libraries are parametrised in various ways to provide the appropriate amount of serialisation and pipelining. They can be used for producing a wide range of implementations, including digit-serial circuits as well as LPGS and LSGP designs. The layout of such implementations can be controlled using device-specific placement constraints. Tools are being developed to assist production of correct, efficient and well-documented hardware libraries. Our experiments illustrate the conditions under which serial multipliers are more effective than parallel multipliers in Xilinx Virtex technology.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chang, Y.N., Satyanarayana, J.H., Parhi, K.K.: Systematic design of highspeed and low-power digit-serial multipliers. IEEE Trans. Circuits and Systems-II 45(12), 1585–1598 (1998)
Kung, S.Y.: VLSI Array Processors. Prentice Hall, Englewood Cliffs (1988)
Lee, H., Sobelman, G.E.: Digit-serial DSP library for optimized FPGA configuration. In: Proc. IEEE Symp. on FPGAs for Custom Computing Machines, pp. 322–323. IEEE Computer Society Press, Los Alamitos (1998)
Ludwig, S.: Virtex daughtercard for PCI-Pamette (April 1999) (unpublished note)
Luk, W.: Systematic serialisation of array-based architectures. Integration 14(3), 333–360 (1993)
Luk, W., Guo, S., Shirazi, N., Zhuang, N.: A framework for developing parametrised FPGA libraries. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, pp. 24–33. Springer, Heidelberg (1996)
Luk, W., McKeever, S.: Pebble: a language for parametrised and reconfigurable hardware design. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 9–18. Springer, Heidelberg (1998)
Luk, W., Ng, C.S., Mang, F.: Serialising heterogeneous and non-factorisable processor arrays. Designing Correct Circuits. Springer Electronic Workshop in Computing Series (1996), http://ewic.springer.co.uk/workshops/DCC96/
Luk, W., Siganos, D., Fowler, T.: Automating qualification of reconfigurable cores. Reconfigurable Systems, IEE Digest, 99/061 (1999)
Smith, S.G., Denyer, P.: Serial-Data Computations. Kluwer, Dordrecht (1988)
Tenca, A.F., Ercegovac, M.D.: A variable long-precision arithmetic unit design for reconfigurable coprocessor architectures. In: Proc. IEEE Symp. on FPGAs for Custom Computing Machines, pp. 216–225. IEEE Computer Society Press, Los Alamitos (1998)
Turner, L.E., Graumann, P.: Rapid hardware prototyping of digital signal processing systems using field programmable gate arrays. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975. Springer, Heidelberg (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Luk, W., Derbyshire, A., Guo, S., Siganos, D. (1999). Serial Hardware Libraries for Reconfigurable Designs. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_19
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive