ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix

  • Bingfeng Mei
  • Serge Vernalde
  • Diederik Verkest
  • Hugo De Man
  • Rudy Lauwereins
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

The coarse-grained reconfigurable architectures have advantages over the traditional FPGAs in terms of delay, area and configuration time. To execute entire applications, most of them combine an instruction set processor(ISP) and a reconfigurable matrix. However, not much attention is paid to the integration of these two parts, which results in high communication overhead and programming difficulty. To address this problem, we propose a novel architecture with tightly coupled very long instruction word (VLIW) processor and coarse-grained reconfigurable matrix. The advantages include simplified programming model, shared resource costs, and reduced communication overhead. To exploit this architecture, our previously developed compiler framework is adapted to the new architecture. The results show that the new architecture has good performance and is very compiler-friendly.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Singh, H., Lee, M.H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Filho, E.M.C.: Morphosys: an integrated reconfigurable system for data-parallel and computationintensive applications. IEEE Trans. on Computers 49, 465–481 (2000)CrossRefGoogle Scholar
  2. 2.
    Ebeling, C., Cronquist, D., Franklin, P.: RaPiD - reconfigurable pipelined datapath. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, Springer, Heidelberg (1996)Google Scholar
  3. 3.
    Chameleon Systems Inc. (2002), http://www.chameleonsystems.com
  4. 4.
    Miyamori, T., Olukotun, K.: REMARC: Reconfigurable multimedia array coprocessor. In: FPGA, p. 261 (1998)Google Scholar
  5. 5.
    Patterson, D.A., Hennessy, J.L.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Francisco (1996)Google Scholar
  6. 6.
    Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In: International Conference on Field Programmable Technology (2002)Google Scholar
  7. 7.
    Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting loop-level parallelism for coarse-grained reconfigurable architecture using modulo scheduling. In: Proc. Design, Automation and Test in Europe (DATE) (2003)Google Scholar
  8. 8.
    Chang, P.P., Mahlke, S.A., Chen, W.Y., Warter, N.J., Hwu, W.W.: IMPACT: An architectural framework for multiple-instruction-issue processors. In: Proceedings of the 18th International Symposium on Computer Architecture (ISCA)(1991)Google Scholar
  9. 9.
    Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In: International Symposium on Microarchitecture, pp. 330–335 (1997)Google Scholar
  10. 10.
    Rau, B.R.: Iterative modulo scheduling. Technical report, Hewlett-Packard Lab: HPL-94-115 (1995)Google Scholar
  11. 11.
    Kastrup, B.: Automatic Synthesis of Reconfigurable Instruction Set Accelerations. PhD thesis, Eindhoven University of Technology (2001)Google Scholar
  12. 12.
    Razdan, R., Brace, K., Smith, M.D.: Prisc software acceleration techniques. In: Proc. 1994 IEEE Intl. Conf. on Computer Design (1994)Google Scholar
  13. 13.
    Hauck, S., Fry, T.W., Hosler, M.M., Kao, J.P.: The Chimaera reconfigurable functional unit. In: Proc. the IEEE Symposium on FPGAs for Custom Computing Machines (1997)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Bingfeng Mei
    • 1
    • 2
  • Serge Vernalde
    • 1
  • Diederik Verkest
    • 1
    • 2
    • 3
  • Hugo De Man
    • 1
    • 2
  • Rudy Lauwereins
    • 1
    • 2
  1. 1.IMEC vzwLeuvenBelgium
  2. 2.Department of Electrical EngineeringKatholieke UniversiteitLeuvenBelgium
  3. 3.Department of Electrical EngineeringVrije Universiteit BrusselBelgium

Personalised recommendations