Networks on Chip as Hardware Components of an OS for Reconfigurable Systems

  • T. Marescaux
  • J-Y. Mignolet
  • A. Bartic
  • W. Moffat
  • D. Verkest
  • S. Vernalde
  • R. Lauwereins
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)

Abstract

In complex reconfigurable SoCs, the dynamism of applications requires an efficient management of the platform. To allow run-time allocation of resources, operating systems and reconfigurable SoC platforms should be developed together. The operating system requires hardware support from the platform to abstract the reconfigurable resources and to provide an efficient communication layer. This paper presents our work on interconnection networks which are used as hardware support for the operating system. We show how multiple networks interface to the reconfigurable resources, allow dynamic task relocation and extend OS-control to the platform. An FPGA implementation of these networks supports the concepts we describe.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an Operating System for a Heterogeneous Reconfigurable SoC. In: Proc. RAW 2003 workshop, Nice (April 2003)Google Scholar
  2. 2.
    Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., Lauwereins, R.: Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 795–805. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  3. 3.
    Mignolet, J.-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip. In: Proc. DATE 2003, Munich, March 2003, pp. 986–992 (2003)Google Scholar
  4. 4.
    Blodget, B., McMillan, S., Lysaght, P.: A Lightweight Approach for Embedded Reconfiguration of FPGAs. In: Proc. DATE 2003, Munich, March 2003, pp. 399–400 (2003)Google Scholar
  5. 5.
    Rijpkema, E., et al.: Trade Offs in the Design of a Router with both Guaranteed and Best-Effort Services for Networks On Chip. In: Proc. DATE 2003, Munich, March 2003, pp. 350–355 (2003)Google Scholar
  6. 6.
    Simmler, H., Levinson, L., Männer, R.: Multitasking on FPGA Coprocessors. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 121–130. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  7. 7.
    Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proc. 38th Design Automation Conference (June 2001)Google Scholar
  8. 8.
  9. 9.
  10. 10.
    Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks. An Engineering Approach (September 1997) ISBN 0-8186-7800-3Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • T. Marescaux
    • 1
  • J-Y. Mignolet
    • 1
  • A. Bartic
    • 1
  • W. Moffat
    • 1
  • D. Verkest
    • 1
  • S. Vernalde
    • 1
  • R. Lauwereins
    • 1
  1. 1.IMEC vzwLeuvenBelgium

Personalised recommendations