Abstract
This paper introduces the notion of a software decelerator, to be used in logic-centric system architectures. Functions are offloaded from logic to a processor, accepting a speed penalty in order to derive overall system benefits in terms of improved resource use (e.g. reduced area or lower power consumption) and/or a more efficient design process. The background rationale for such a strategy is the increasing availability of embedded processors ’for free’ in Platform FPGAs. A detailed case study of the concept is presented, involving the provision of a high-level technology-independent design methodology based upon a finite state machine model. This illustrates easier design and saving of logic resource, with timing performance still meeting necessary requirements.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Baloron, F., Giusto, P., Jurecska, A., Passerone, C., Sentovich, E., Chiodo, M., Hsieh, H., Lavagno, L., Sangiovanni-Vincentelli, A.L., Suzuki, K.: Hardware-Software codesign of embedded systems: the POLIS approach. Kluwer, Dordrecht (1997)
Brebner, G.: Single-chip Gigabit mixed-version IP router on Virtex-II Pro. In: IEEE Symposium on FPGAs for Custom Computing Machines (FCCM 2002), April 2002, pp. 35–44 (2002)
Dales, M.: The Proteus processor - a conventional CPU with reconfigurable functionality. In: Lysaght, P., Irvine, J., Hartenstein, R.W. (eds.) FPL 1999. LNCS, vol. 1673, pp. 431–437. Springer, Heidelberg (1999)
Li, Y.S., Malik, S.: Performance analysis of embedded software using implicit path enumeration. In: ACM/IEEE Design Automation Conference (DAC 1995), June 1995, pp. 456–461 (1995)
Sgroi, M., Sheets, M., Mihal, A., Keutzer, K., Malik, S., Rabaey, J., Sangiovanni-Vincentelli, A.: Addressing the system-on-a-chip interconnect woes through communication-based design. In: ACM/IEEE Design Automation Conference (DAC 2001), pp.667–672 (June 2001)
Singh, S., Slous, R.: Accelerating Adobe Photoshop with reconfigurable logic. In: IEEE Symposium on FPGAs for Custom Computing Machines (FCCM 1998), April 1998, pp. 15–17 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Keller, E., Brebner, G., James-Roxby, P. (2003). Software Decelerators. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_38
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_38
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive