Virtualizing Hardware with Multi-context Reconfigurable Arrays

  • Rolf Enzler
  • Christian Plessl
  • Marco Platzner
Conference paper

DOI: 10.1007/978-3-540-45234-8_16

Part of the Lecture Notes in Computer Science book series (LNCS, volume 2778)
Cite this paper as:
Enzler R., Plessl C., Platzner M. (2003) Virtualizing Hardware with Multi-context Reconfigurable Arrays. In: Y. K. Cheung P., Constantinides G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg

Abstract

In contrast to processors, current reconfigurable devices totally lack programming models that would allow for device independent compilation and forward compatibility. The key to overcome this limitations is hardware virtualization. In this paper, we resort to a macro-pipelined execution model to achieve hardware virtualization for data streaming applications. As a hardware implementation we present a hybrid multi-context architecture that attaches a coarse-grained reconfigurable array to a host CPU. A co-simulation framework enables cycle-accurate simulation of the complete architecture. As a case study we map an FIR filter to our virtualized hardware model and evaluate different designs. We discuss the impact of the number of contexts and the feature of context state on the speedup and the CPU load.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • Rolf Enzler
    • 1
  • Christian Plessl
    • 1
  • Marco Platzner
    • 1
  1. 1.Swiss Federal Institute of Technology (ETH)ZurichSwitzerland

Personalised recommendations