Skip to main content

Global Routing for Lookup-Table Based FPGAs Using Genetic Algorithms

  • Conference paper
  • First Online:
Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

Abstract

In this paper we present experiments concerning the feasibility of using genetic algorithms to efficiently build the global routing in lookup-table based FPGAs. The algorithm is divided in two steps: first, a set of viable routing alternatives is pre-computed for each net, and then the genetic algorithm selects the best routing for each one of the nets that offers the best overall global routing. Our results are comparable to other available global routers, so we conclude that genetic algorithms can be used to build competitive global routing tools.

This work was partially supported by the Portuguese Ministry of Science and High Education, under program POSI

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lemieux, G., Brown, S., Vranesic, D.: On two-step routing for FPGAs. In: International Symposium on Physical Design (Abril 1997)

    Google Scholar 

  2. Goldber, D.: Genetic Algorithms in Search, optimization and machine learning. Addison Wesley, Reading (1989)

    Google Scholar 

  3. Mitchel, M.: An introduction to Genetic Algorithms. MIT Press, Cambridge (1996)

    Google Scholar 

  4. Alexander, M., Robins, G.: New performance-driven FPGA routing algorithms. In: Design Automation Conference (June 1995)

    Google Scholar 

  5. Brown, G., Rose, Z., Vranesic, G.: A detailed router for Field-Programmable gate arrays. IEEE Transactions on Computer-Aided Design 11(5) (May 1992)

    Google Scholar 

  6. Palczewski, M.: Plane parallel A* maze router and it’s application to FPGA’s. In: Proceedings of the Design Automation Conference (1992)

    Google Scholar 

  7. Alexander, M., Robins, G.: New performance-driven FPGA routing algorithms. In: Design Automation Conference (June 1995)

    Google Scholar 

  8. Alexander, M., Cohoon, J., Ganley, J., Robins, G.: Performance-oriented placement and routing for Field-Programmable gate arrays. In: European Design Automation Conference (September 1995)

    Google Scholar 

  9. Alexander, M., Robins, G.: New performance-driven FPGA routing algorithms. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 15(12) (December 1996)

    Google Scholar 

  10. Betz, V., Rose, J.: Directional bias and Non-uniformity in FPGA global routing architectures. In: IEEE/ACM International Conference on Computer Aided Design (1996)

    Google Scholar 

  11. Rose, J.: LocusRoute: A parallel global router for standard cells. In: Proceedings of the Design Automation Conference (1988)

    Google Scholar 

  12. Lemieux, G., Brown, S.: A detailed routing algorithm for allocating wire segments in field-programmable gate arrays. In: Proceedings of the ACM Physical Design Workshop (1993)

    Google Scholar 

  13. Lee, Y., Wu, A.: A performance and routability driven router for FPGAs considering path delays. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 16(2) (February 1997)

    Google Scholar 

  14. Cong, J., Wu, C.: Optimal FPGA mapping and retiming with efficient initial state computation. In: Proceedings of the 35th Design Automation Conference (1998)

    Google Scholar 

  15. Chang, S.-C., Marek-Sadowska, M., Hwang, T.: Technology mapping for TLU FPGA’s based on decomposition of binary decision diagrams. IEEE Transactions on computer aided design of integrated circuits and systems 15(10) (1996)

    Google Scholar 

  16. Chen, C.-S., Tsay, Y.-W., Hwang, T., Wu, A., Lin, Y.-L.: Combining technology mapping and placement for delay-minimization in FPGA designs. IEEE, Los Alamitos

    Google Scholar 

  17. Mazumder, P., Rudnik, E.: Genetic Algorithms for VLSI design, layout & test automation. Prentice Hall, Englewood Cliffs (1999): ISBN 0-13-011566-5

    Google Scholar 

  18. Dijkstra, E.W.: A note on two problems in connection with graphs. Numerische Mathematik 1 (1959)

    Google Scholar 

  19. CAD Benchmarking Laboratory, North Carolina State University, LGSynth93 suite, http://www.cbl.ncsu.edu/www/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Barreiros, J., Costa, E. (2003). Global Routing for Lookup-Table Based FPGAs Using Genetic Algorithms. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_15

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics