Abstract
To cope with the highly complex and irregular embedded processor architectures, we employ the two traditionally-known most aggressive and computationally expensive code generation methods. One is integrated code generation where two main subproblems of code generation, instruction selection and register allocation, are simultaneously solved. The other is directed acyclic graph (DAG) covering, not tree covering, for code generation. In principle, unifying these two expensive methods may increase compilation time prohibitively. However often in practice, we have observed that the overall time can be manageably short without degrading the code quality by adding a few heuristics that fully capitalize on specific characteristics of target processor models.
This work is supported in part by KRF contract D00263, ETRI and a seed grant for a new faculty member from Seoul National University.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Appel, A., Davidson, J., Ramsey, N.: The Zephyr Compiler Infrastructure. Technical report, University of Virginia (1998)
Araujo, G., Malik, S.: Code Generation for Fixed-point DSPs. ACM Transactions on Design Automation of Electronic Systems 3(2), 136–161 (1998)
Ertl, M.: Optimal code selection on dags. In: POPL (1999)
Faraboschi, P., Desoli, G., Fisher, J.: The latest word in digital and media processing. IEEE Signal Processing Magazine (March 1998)
Hanono, S., Devadas, S.: Instruction Selection, Resource Allocation and Scheduling in the AVIV Retargetable Code Generator. In: Design Automation Conference (June 1998)
Jung, S., Paek, Y.: The Very Portable Optimizer for Digital Signal Processors. In: International Conference on Compilers, Architectures and Synthesis for Embedded Systems, November 2001, pp. 84–92 (2001)
Leupers, R., Marwedel, P.: Instruction Selection for Embedded DSPs with Complex Instructions. In: European Design Automation Conference (September 1996)
Liao, S., Keutzer, K., Tjiang, S.: A New Viewpoint on Code Generation for Directed Acyclic Graphs. ACM Transactions on Design Automation of Electronic Systems 3(1), 51–75 (1998)
Paek, Y., Oh, S., Jung, S., Park, D.: Towards Simultaneous Instruction Selection and Register Allocation in DAGs for Embedded Processors. Technical report, Seoul National University (2003)
Van Praet, J., Lanner, D., Geurts, W., Goossens, G.: Processor Modeling and Code Selection for Retargetable Compilation. ACM Transactions on Design Automation of Electronic Systems 6(3), 277–307 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Paek, Y., Ahn, M., Lee, S. (2003). Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation. In: Krall, A. (eds) Software and Compilers for Embedded Systems. SCOPES 2003. Lecture Notes in Computer Science, vol 2826. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39920-9_11
Download citation
DOI: https://doi.org/10.1007/978-3-540-39920-9_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20145-8
Online ISBN: 978-3-540-39920-9
eBook Packages: Springer Book Archive