Abstract
This paper proposes an approach for reducing access count to register-files based on operand data reuse. The key idea is to compare source and destination operands of the current instruction with the corresponding operands of the previous instructions and if they are the same, skip the register file activation during the operand fetch thus saving energy consumption. Simulations show that by using this technique we can decrease the total number of register-file accesses up to 62% on peak and by 39% on average in comparison to a conventional approach with only 3% processor area overhead.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Gonzales, D.R.: Micro-RISC architecture for the wireless market. IEEE Micro 19(4), 30–37 (1999)
Scott, J.: Designing the low-power M CORE architecture. In: Proc. Power Driven Micro-architecture Workshop, held in conjunction with ISCA 1998, Barcelona, Spain (June 1998)
Franklin, M., Sohi, G.S.: Register traffic analysis for streamlining interoperation communication in fine-grain parallel processors. In: Proc. 25th Annual Int. Symp. Microarchitecture, pp. 236–245 (1992)
Hu, Z., Martonosi, M.: Reducing register file power consumption by exploiting value lifetime characteristics. In: Proc. of Workshop on Complexity-Effective Design, held in conjunction with 27th ISCA, Vancouver, Canada (June 2000)
Zyuban, V., Kogge, P.: Split register file architectures for inherently low power microprocessors. In: Proc. Power Driven Micro-architecture Workshop (ISCA 1998), Barcelona, Spain (June 1998)
Tseng, J., Asanovic, K.: Energy-efficient register access. In: Proc. of the 13th Symposium on Integrated Circuits and System Design, Manaus, Amazonas, Brazil, September 2000, pp. 377–382 (2000)
Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufmann, San Francisco (1996)
Hsu, P.Y.: Designing the TFP microprocessor. IEEE Micro 14(2), 23–33 (1994)
Sodani, A., Sohi, G.: Dynamic instruction reuse. In: Proc. 24th Annual Int. Symp. Computer Architecture (ISCAS 1997), June-July 1997, pp. 194–205 (1997)
Taples, E., Marculescu, D.: Power reduction through work reuse. In: Proc. ACM/IEEE Int. Symp. Low-Power Electronic Design, Huntington Beach, CA, pp. 340–345 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Takamura, H., Inoue, K., Moshnyaga, V.G. (2003). Reducing Access Count to Register-Files through Operand Reuse. In: Omondi, A., Sedukhin, S. (eds) Advances in Computer Systems Architecture. ACSAC 2003. Lecture Notes in Computer Science, vol 2823. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39864-6_10
Download citation
DOI: https://doi.org/10.1007/978-3-540-39864-6_10
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20122-9
Online ISBN: 978-3-540-39864-6
eBook Packages: Springer Book Archive