Interconnect Driven Low Power High-Level Synthesis

  • A. Stammermann
  • D. Helms
  • M. Schulte
  • A. Schulz
  • W. Nebel
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2799)


This work is a contribution to high level synthesis for low power systems. While device feature size decreases, interconnect power becomes a dominating factor. Thus it is important that accurate physical information is used during high-level synthesis [1]. We propose a new power optimisation algorithm for RT-level netlists. The optimisation performs simultaneously slicing-tree structure-based floorplanning and functional unit binding and allocation. Since floorplanning, binding and allocation can use the information generated by the other step, the algorithm can greatly optimise the interconnect power. Compared to interconnect unaware power optimised circuits, it shows that interconnect power can be reduced by an average of 42.7 %, while reducing overall power by 21.7 % on an average. The functional unit power remains nearly unchanged. These optimisations are not achieved at the expense of area.


Power Consumption Switching Activity Wire Length Turbo Decoder Full Parallel 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Scheffer, L.: A roadmap of CAD tool changes for sub-micron interconnect problems. In: International Symosium on Physical Design (ISPD), California, United States (1997)Google Scholar
  2. 2.
    Weng, J.-P., Parker, A.C.: 3D scheduling: High-level synthesis with floorplanning. In: Proc. of Design Automation Conference (1992)Google Scholar
  3. 3.
    Fang, Y.-M., Wong, D.F.: Simultaneous functional-unit binding and floorplanning. In: Proc. Int. Conf. Computer-Aided Design (1994)Google Scholar
  4. 4.
    Chang, J.M., Pedram, M.: Register allocation and binding for low power. In: Proc. of Design Automation Conference (1995)Google Scholar
  5. 5.
    Mehra, R., Guerra, L.M., Rabaey, J.M.: Low-power architectural synthesis and the impact of exploiting locality J. VLSI Signal Processing (1996)Google Scholar
  6. 6.
    Raghunathan, A., Jha, N.K.: SCALP: An iterative-improvement-based low power data path synthesis system. In: Proc. Int. Conf. Computer-Aided Design (1997)Google Scholar
  7. 7.
    Kruse, L., Schmidt, E., Cölln, G.v., Stammermann, A., Schulz, A., Macii, E., Nebel, W.: Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs. IEEE Trans. VLSI Systems (2001)Google Scholar
  8. 8.
    Prabhakaran, P., Banerjee, P.: Simultaneous scheduling, binding and floorplanning in high-level synthesis. In: Proc. Int. Conf. VLSI Design (1998)Google Scholar
  9. 9.
    Zhong, L., Jha, N.K.: Interconnect-aware High-level Synthesis for Low Power. In: ICCAD (2002)Google Scholar
  10. 10.
    Christie, P., Stroobandt, D.: The Interpretation and Application of Rent’s Rule. IEEE Trans. VLSI Systems (2000)Google Scholar
  11. 11.
    Jochens, G., Kruse, L., Schmidt, E., Nebel, W.: A New Paramiterizable Power Macro-Model for Datapath Components. In: Proc. of Design, Automation and Test in Europe (1999)Google Scholar
  12. 12.
    Stammermann, A., Kruse, L., Nebel, W., Pratsch, A., Schmidt, E., Schulte, M., Schulz, A.: System Level Optimization and Design Space Exploration for Low Power. In: 14th International Symposium on System Synthesis, Canada (2001)Google Scholar
  13. 13.
    Nebel, W., Helms, D., Schmidt, E., Schulte, M., Stammermann, A.: Low Power Design for SoCs. In: Information Society in Broadband Europe, Romania (2002)Google Scholar
  14. 14.
    Wong, D.F., Liu, C.L.: A new algorithm for floorplan design. In: Proc. of Design Automation Conference (1986)Google Scholar
  15. 15.
    Semiconductor Industry Association. National Technology Roadmap for Semiconductors, San Jose, CA: SIA, 1999 Google Scholar
  16. 16.
    Rabaey, J.M.: Digital Integrated Circuits. Prentice Hall, Englewood Cliffs (1996)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2003

Authors and Affiliations

  • A. Stammermann
    • 1
  • D. Helms
    • 1
  • M. Schulte
    • 1
  • A. Schulz
    • 1
  • W. Nebel
    • 1
  1. 1.OFFIS Research InstituteOldenburgGermany

Personalised recommendations