Mapping DSP Applications to a High-Performance Reconfigurable Coarse-Grain Data-Path
A high-performance reconfigurable coarse-grain data-path, part of a hybrid reconfigurable platform, is introduced. The data-path consists of coarse grain components that their flexibility and universality is shown to increase the system’s performance due to significant reductions in latency. An automated methodology for mapping applications on the proposed data-path is also presented. Results on DSP benchmarks show important performance improvements, up to 44%, over existing high-performance data-paths.
KeywordsClock Cycle Partial Match Register Bank Clock Period Data Flow Graph
Unable to display preview. Download preview PDF.
- 1.Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. In: Proc. of Design and Test in Europe (DATE), pp. 642–649 (2001)Google Scholar
- 4.Cong, J., et al.: Application-Specific Instruction Generation for Configurable Processor Architectures. In: Proc. of the ACM Int. Symposium on FPGA, pp. 183–189 (2004)Google Scholar
- 5.De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)Google Scholar
- 6.Leiserson, C.E.: Fat-Trees: Universal Networks for Hardware Efficient Supercomputing. IEEE Transactions on Computers 43(10), 892–901 (1985)Google Scholar
- 7.Synopsys Design Compiler© (2004), http://www.synopsys.com