Abstract
Dynamic reconfiguration of digital hardware enables systems to adapt to changing demands of the applications and of the environment. This paper concentrates on a core element of a reconfigurable hardware architecture, which supports a Real-time Operating System in reconfiguring the hardware – the Run-time Reconfiguration (RTR) Manager. The RTR-Manager has been developed to control, monitor and execute dynamic reconfiguration. It enables a fast adaptation of the SoC architecture through context switching between different configurations. Configuration code analysis and observation of the reconfiguration process guarantee a correct reconfiguration and increase the safety of the system. The system was successfully implemented and evaluated by means of the Rapid Prototyping System RAPTOR2000.
This work was developed in the course of the Collaborative Research Center 614 – Selfoptimizing Concepts and Structures in Mechanical Engineering – University of Paderborn, and was published on its behalf and funded by the Deutsche Forschungsgemeinschaft.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Compton, K., Hauck, S.: Configurable Computing: A Survey of Systems and Software. ACM Computing Surveys 34(2), 171–210 (2002)
Kalte, H., Porrmann, M., Rückert, U.: A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. In: Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002)
Lim, D., Peattie, M.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. Xilinx (Mai 2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Griese, B., Vonnahme, E., Porrmann, M., Rückert, U. (2004). Hardware Support for Dynamic Reconfiguration in Reconfigurable SoC Architectures. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_86
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_86
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive