Advertisement

A Runtime Environment for Reconfigurable Hardware Operating Systems

  • Herbert Walder
  • Marco Platzner
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

We present a runtime environment that partially reconfigures and executes hardware tasks on Xilinx Virtex. To that end, the FPGA’s reconfigurable surface is split into a varying number of variable-sized vertical task slots that can accommodate the hardware tasks. A bus-based communication infrastructure allows for task communication and I/O. We discuss the design of the runtime system and its prototype implementation on an reconfigurable board architecture that was specifically tailored to reconfigurable hardware operating system research.

Keywords

Communication Infrastructure Runtime Environment Runtime System User Task Task Synchronization 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Brebner, G.: A Virtual Hardware Operating System for the Xilinx XC6200. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, pp. 327–336. Springer, Heidelberg (1996)Google Scholar
  2. 2.
    Simmler, H., Levinson, L., Männer, R.: Multitasking on FPGA Coprocessors. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 121–130. Springer, Heidelberg (2000)CrossRefGoogle Scholar
  3. 3.
    Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast Template Placement for Reconfigurable Computing Systems. IEEE Design and Test of Computers 17, 68–83 (2000)CrossRefGoogle Scholar
  4. 4.
    Walder, H., Platzner, M.: Online Scheduling for Block-partitioned Reconfigurable Devices. In: Proceedings of Design, Automation and Test in Europe (DATE), March 2003, pp. 290–295. IEEE Computer Society, Los Alamitos (2003)Google Scholar
  5. 5.
    Wigley, G., Kearney, D.: The Development of an Operating System for Reconfigurable Computing. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), April 2001, IEEE CS Press, Los Alamitos (2001)Google Scholar
  6. 6.
    Walder, H., Platzner, M.: Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations. In: Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA), pp. 284–287. CSREA Press (June 2003)Google Scholar
  7. 7.
    Mignolet, J.-Y., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwreins, R.: Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable Systemon-Chip. In: Proceedings of Design, Automation and Test in Europe (DATE), March 2003, pp. 986–991. IEEE Computer Society, Los Alamitos (2003)Google Scholar
  8. 8.
    Walder, H., Nobs, S., Platzner, M.: XF-Board: A Prototyping Platform for Reconfigurable Hardware Operating Systems. In: Proceedings of the 4th International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA). CSREA Press (June 2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Herbert Walder
    • 1
  • Marco Platzner
    • 1
  1. 1.Swiss Federal Institute of Technology (ETH) ZurichSwitzerland

Personalised recommendations