SoftSONIC: A Customisable Modular Platform for Video Applications

  • Tero Rissa
  • Peter Y. K. Cheung
  • Wayne Luk
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)


This paper presents the Customisable Modular Platform (CMP) approach. The aim is to accelerate FPGA application development by raising the level of abstraction and facilitating design reuse. The solution is based on network of Nodes, communicating using packet-based protocol. The approach is illustrated using SoftSONIC, a CMP for video applications. Our approach promotes modularity and design reuse by having multiple interoperable layers of design abstraction, while supporting advanced development and verification methods such as mixed-abstraction execution and efficient system-level simulation based on Transaction Level Modelling. The platform provides domain-specific abstractions and customisations of various elements such as communication protocols and topology, enabling exploitation of data locality and fine- and coarse-grain parallelism. The benefits of our approach is demonstrated using SoftSONIC for development of several real-time HDTV video processing applications.


Video Application Register Transfer Level Design Exploration Transaction Level Modelling Architectural Exploration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Lysaght, P.: FPGAs as meta-platforms for embedded systems. In: Proc. IEEE Int. Conf. on Field-Programmable Technology (2002)Google Scholar
  2. 2.
    Keutzer, K., Newton, A.R., Rabaey, J.M., Sangiovanni-Vincentelli, A.: Systemlevel design: orthogonalization of concerns and platform-based design. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 19 (2000)Google Scholar
  3. 3.
    Ferrari, A., Sangiovanni-Vincentelli, A.: System design: traditional concepts and new paradigms. In: Proc. Int. Conf. on Computer Design: VLSI in Computer and Processors (1999)Google Scholar
  4. 4.
    Abdi, S., Shin, D., Gajski, D.D.: Automatic communication refinement for system level design. In: Proc. Design Automation Conference (2003)Google Scholar
  5. 5.
    Benini, L., Micheli, G.D.: Networks on chips: A new SoC paradigm. IEEE Computer (2002)Google Scholar
  6. 6.
    Grötker, T., Liao, S., Marting, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers, Dordrecht (2002)Google Scholar
  7. 7.
    Gajski, D.D., Zhu, J., Domer, R., Gerstlauer, A., Zhao, S.: SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Dordrecht (2000)Google Scholar
  8. 8.
    Sedcole, P., Cheung, P.Y.K., Constantinides, G.A., Luk, W.: A reconfigurable platform for real-time embedded video image processing. In: Proc. Int. Conf. on Field-Programmable Logic and Applications (2003)Google Scholar
  9. 9.
    Semiconductor Industry Association: International Technology Roadmap for Semiconductors (1999, 2001, 2003) Google Scholar
  10. 10.
    Lysaght, P.: Future design tools for platform FPGAs. In: Proc. Symp. on Integrated Circuits and Systems Design (2003)Google Scholar
  11. 11.
    Tuan, T., Li, S., Rabaey, J.: Reconfigurable platform design for wireless protocol processors. In: International Conf. on Acoustics, Speech, and Signal Processing (2001)Google Scholar
  12. 12.
    Spivey, G., Bhattacharyya, S.S., Nakajima, K.: A component architecture for FPGA-based, DSP system design. In: IEEE Int. Conf. on Application-specific Systems, Architectures and Processors (2002)Google Scholar
  13. 13.
    Kogel, T., et al.: Virtual architecture mapping: A systemc based methodology for architectural exploration of system-on-chip designs. In: Proc. Int. Conf. on Systems, Architectures, Modeling, and Simulation (2003)Google Scholar
  14. 14.
    Haynes, S.D., Epsom, H.G., Cooper, R.J., McAlpine, P.L.: UltraSONIC: A reconfigurable architecture for video image processing. In: Proc. Int. Conf. on Field- Programmable Logic and Applications (2002)Google Scholar
  15. 15.
    Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video image processing with the SONIC architecture. IEEE Computer 33 (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Tero Rissa
    • 1
  • Peter Y. K. Cheung
    • 2
  • Wayne Luk
    • 1
  1. 1.Department of ComputingImperial College London 
  2. 2.Department of Electrical and Electronic EngineeringImperial College London 

Personalised recommendations