Advertisement

A Framework for Energy Efficient Design of Multi-rate Applications Using Hybrid Reconfigurable Systems

  • Sumit Mohanty
  • Viktor K. Prasanna
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

Hybrid reconfigurable systems integrate DSPs and general purpose processors with an FPGA fabric. These systems may support features such as efficient start-up and shut-down, dynamic voltage scaling, and reconfiguration, that are exploited for energy-efficient application design. Duty cycle is the proportion of time during which a system is operated. Multi-rate applications consist of tasks that execute at different rates. Designing an energy-efficient hybrid reconfigurable system with duty cycle specification that implements a multi-rate application using devices with multiple operating states presents several challenges such as modeling, rapid performance estimation, and efficient design space exploration. We present a design framework that addresses these challenges. Using our framework, we illustrate the design of two energy efficient systems: automated target detection and adaptive beamforming.

Keywords

Duty Cycle Design Space Exploration Target Device Input Frame Dynamic Voltage Scaling 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Actel ProASICPLUS http://www.actel.com/
  2. 2.
    Benini, L., Bogliolo, A., De Micheli, G.: A Survey of Design Techniques for System-level Dynamic Power Management. IEEE Tran. on VLSI Systems 8(3) (June 2000)Google Scholar
  3. 3.
    Devlin, M.: Product Focus DSP: How to Make Smart Antenna Arrays. Xcell Journal Q1 (2003)Google Scholar
  4. 4.
    Dick, C.: FPGA: Enabling the Software/Reconfigurable Radio. Advanced Radio Technologies (2003)Google Scholar
  5. 5.
    Intel PXA 255 Processors, http://www.intel.com/design/intelxscale/
  6. 6.
    Ledeczi, A., Davis, J., Neema, S., Agrawal, A.: Modeling Methodology for Integrated Simulation of Embedded Systems. ACM Transactions on Modeling and Computer Simulation (January 2003)Google Scholar
  7. 7.
    Lee, E.A., Messerschmitt, D.G.: Synchronous Data Flow. Proc. of IEEE 75 (September 1987)Google Scholar
  8. 8.
    Lieverse, P., Van Der Wolf, P., Vissers, K., Deprettere, E.: A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. JVLSI Signal Processing for Signal, Image and Video Technology (November 2001)Google Scholar
  9. 9.
    Model-based Integrated Simulation, http://milan.usc.edu/
  10. 10.
    Mohanty, S., Prasanna, V.K.: A Hierarchical Approach for Energy Efficient Application Design Using Heterogeneous Embedded Systems. Compilers, Arch., and Synthesis for Embedded Sys. (2003)Google Scholar
  11. 11.
    Ou, J., Choi, S., Prasanna, V.K.: Energy Efficient Hardware/Software Co-Synthesis on Platform FPGAs. Journal on Embedded Systems (June 2004)Google Scholar
  12. 12.
    PowerPC 405 Embedded Cores, http://www.ibm.com/
  13. 13.
    Singer, P.: The Optimal Detector. In: SPIE Conf.: Signal and Data Processing for Small Targets (2002)Google Scholar
  14. 14.
    TI TMS320 Series DSPs, http://dspvillage.ti.com/
  15. 15.
    Xilinx Virtex-II Pro and Xilinx System Generator for Simulink (Matlab), http://www.xilinx.com/

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Sumit Mohanty
    • 1
  • Viktor K. Prasanna
    • 1
  1. 1.University of Southern CaliforniaUSA

Personalised recommendations