Advertisement

A System Level Resource Estimation Tool for FPGAs

  • Changchun Shi
  • James Hwang
  • Scott McMillan
  • Ann Root
  • Vinay Singh
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required provides the system designer important feedback on area and cost, which is valuable even during early design iterations. Previous approaches to hardware resource estimation suffer a combination of inaccuracy, slowness, and/or high complexity, which limits their practicality at the algorithm definition stage. We address these restrictions with a fast resource estimation tool incorporated in the Xilinx System Generator. Implemented using MATLAB code, the estimator run time is proportional to the Simulink compilation time, and typically takes from seconds to minutes depending upon the size of the Simulink model. Estimates are conservative, and accurate to within 10% of the post-mapping implementation report. In this paper, we explain how block resource information is characterized in a MATLAB function. This characterization also estimates logic that will be trimmed during synthesis and mapping. Finally, we describe how these estimation functions are integrated within Simulink in a user-friendly and automated infrastructure. This approach has been incorporated in System Generator since version 3.1.

Keywords

Digital Signal Processing Estimation Tool Resource Estimation Intellectual Property Core FPGA Resource 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Davis, W.R., et al.: A design environment for high-throughput low-power dedicated signal processing systems. IEEE Journal of Solid State Circuits 37(3), 420–431 (2002)CrossRefGoogle Scholar
  2. 2.
    Chen, C., et al.: Rapid Design and analysis of communication systems using the BEE hardware emulation environment. RSP (2003)Google Scholar
  3. 3.
    Nayak, A., Haldar, M., Choudhary, A., Banerjee, P.: Accurate Area and Delay Estimators for FPGAs. In: Proc. Design Automation and Test in Europe, Paris, France (March 2002)Google Scholar
  4. 4.
    Xilinx System Generator, Xilinx, Inc., [online]. Available: http://www.xilinx.com Once there, search on “System Generator” and “System Generator Resource Estimation” for related information
  5. 5.
    Shi, C., Brodersen, R.W.: Automated fixed-point data-type optimization tool for DSP and communication systems. In: Design Automation Conf. (June 2004)Google Scholar
  6. 6.
    Shi, C., Brodersen, R.W.: An automated floating-point to fixed-point conversion methodology. In: Proc. IEEE Int. Conf. on Acoust. Speech, and Signal Processing, Hong Kong, China, vol. 2, pp. 529–532 (April 2003)Google Scholar
  7. 7.
    Hwang, J., Milne, B., Shirazi, N., Stroomer, J.: System Level Tools for DSP in FPGAs. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 534–543. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  8. 8.
    Matlab and Simulink, Mathworks, Inc., [online]. Available: http://www.mathworks.com
  9. 9.
    Xilinx, Inc., Virtex-II Pro: Platform FPGA Handbook (October 2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Changchun Shi
    • 1
  • James Hwang
    • 1
  • Scott McMillan
    • 1
  • Ann Root
    • 1
  • Vinay Singh
    • 2
  1. 1.Department of Electrical Engineering and Computer SciencesUniversity of CaliforniaBerkeley
  2. 2.Xilinx IncSan JoseUSA

Personalised recommendations