Advertisement

JHDLBits: The Merging of Two Worlds

  • Alexandra Poetter
  • Jesse Hunter
  • Cameron Patterson
  • Peter Athanas
  • Brent Nelson
  • Neil Steiner
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

This paper introduces JHDLBits, the integration of two prominent FPGA design tools: JHDL and JBits. JHDLBits offers the low-level access and control provided by JBits with the high-level structural circuit design of JHDL. Furthermore, the JHDLBits flow provides greater control of resource manipulation, placement, and routing, and gives researchers a “sandbox” to explore advanced interactions with FPGA bitstreams. This paper presents the overall architecture of the open-source JHDLBits project. Details are provided on how the core components – JHDL, JBits3 for Virtex-II, and the ADB connectivity database – are linked together to provide a cohesive design environment.

Keywords

Virginia Tech Placement Algorithm Xilinx FPGAs Debug Tool 14th IEEE International Workshop 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: International Workshop on Field Programmable Logic and Applications, pp. 213–222 (September 1997)Google Scholar
  2. 2.
    Guccione, S.A., Levi, D.: XBI: A Java-based interface to FPGA hardware,” Configurable Computing Technology and its uses in High Performance Computing, DSP and Systems Engineering. In: Schewel, J. (ed.) Proc. SPIE Photonics East, SPIE - The International Society for Optical Engineering, Bellingham, WA, vol. 3526, pp. 97–102 (November 1998)Google Scholar
  3. 3.
    Hutchings, B., Bellows, P., Hawkins, J., Hemmert, S., Nelson, B., Rytting, M.: A CAD Suite for High-Performance FPGA Design. In: Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, pp. 12–24 (April 1999)Google Scholar
  4. 4.
    Levi, D., Guccione, S.A.: BoardScope: A Debug Tool for Reconfigurable Systems, Configurable Computing Technology and its uses in High Performance Computing, DSP and Systems Engineering. In: Schewel, J. (ed.) Proc. SPIE Photonics EastSPIE - The International Society for Optical Engineering, Bellingham, WA, vol. 3526, pp. 239–246 (November 1998)Google Scholar
  5. 5.
    Steiner, N.: A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. Master’s thesis, Virginia Tech. (August 2002)Google Scholar
  6. 6.
    Steiner, N.: An Alternate Wire Database for Xilinx FPGAs. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA (April 2004)Google Scholar
  7. 7.
    Fong, R., Harper, S., Athanas, P.: A Versatile Framework for FPGA Field Updates: An Application of Partial Self-Reconfiguration. In: Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping, San Diego, CA, pp. 117–123 (June 2003)Google Scholar
  8. 8.
    Ma, J.: Incremental Design Techniques with Non-Preemptive Refinement for Million-Gate FPGAs. Doctoral dissertation, Virginia Tech. (January 2003)Google Scholar
  9. 9.
    The JBits SDK, Xilinx, Inc., http://www.xilinx.com/products/jbits/
  10. 10.
    The JHDL Home Page, Brigham Young University, http://www.jhdl.org/
  11. 11.
    Hunter, J.: A Device-Level FPGA Simulator. Master’s thesis, Virginia Tech. (June 2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Alexandra Poetter
    • 1
  • Jesse Hunter
    • 1
  • Cameron Patterson
    • 1
  • Peter Athanas
    • 1
  • Brent Nelson
    • 2
  • Neil Steiner
    • 1
  1. 1.Configurable Computing LabVirginia TechBlacksburgUSA
  2. 2.Configurable Computing LabBrigham Young UniversityProvoUSA

Personalised recommendations