Advertisement

Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices

  • Uwe Meyer-Bäse
  • Suhasini Rao
  • Javier Ramírez
  • Antonio García
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)

Abstract

Field-programmable logic devices (FPLDs) are on the verge of revolutionizing the digital signal processing (DSP) industry as programmable DSP microprocessor did nearly two decades ago. Historically, FPLDs were considered to be only a rapid prototyping and low-volume production technology. FPLDs are now attempting to move into the mainstream DSP as their density and performance envelope have steadily improved. While evidence now supports the claim that FPLDs can accelerate selected low-end DSP applications, the technology remains limited in its ability to realize high-end DSP solutions. This is primarily due to systemic weaknesses in FPLD-facilitated arithmetic processing. It will be shown that in such cases, a modified carry save adder (MCSA) arithmetic can become an enabling technology for realizing embedded high-end FPLD-centric DSP solutions. This thesis is developed in the context of a demonstrated MCSA/FPLD synergy and the application of the new technology to communication signal processing. Design synthesis results for Xilinx and Altera FPLDs are provided and show 22-164% speed improvement compared to 2C designs and require lower costs (A*T) in most study cases.

Keywords

Digital Signal Processing Field Programmable Gate Array Residue Number System Speed Improvement Integrator Section 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Hogenauer, E.B.: An Economical Class of Digital Filters for Decimation and Interpolation. IEEE Transactions Acoustics, Speech and Signal Processing 29(2), 155–162 (1981)CrossRefGoogle Scholar
  2. 2.
  3. 3.
  4. 4.
    Meyer-Baese, U., Garcia, A., Taylor, F.: Implementation of a Communications Channelizer using FPLDs and RNS Arithmetic. Journal of VLSI Signal Processing 28, 115–128 (2001)zbMATHCrossRefGoogle Scholar
  5. 5.
    García, A., Meyer-Bäse, U., Taylor, F.J.: Pipelined Hogenauer CIC Filters Using Field- Programmable Logic and Residue Number System. In: IEEE International Conference on Acoustics, Speech and Signal Processing, Seattle, WA, vol. 5, pp. 3085–3088 (1998)Google Scholar
  6. 6.
    Koren, I.: Computer Arithmetic Algorithms. Prentice Hall, Eaglewood Cliffs (1993)Google Scholar
  7. 7.
    Mehta, M., Parmar, V., Swartzlander Jr., E.: High-Speed Multiplier Design using Multi- Input Counter and Compressor Circuits. In: Proceedings of the 10th International Symposium Computer Arithmetic, pp. 43–50 (1991)Google Scholar
  8. 8.
    Leblebici, Y., Ozdemir, H., Kepkep, A., Cilingiroglu, U.: A compact High-Speed (31,5) Parallel Counter Circuit Based on Capacitive Threshold-Logic Gates. IEEE Journal of Solid-State Circuits 31(8), 1177–1183 (1996)CrossRefGoogle Scholar
  9. 9.
    Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. Springer, Heidelberg (2001)Google Scholar
  10. 10.
    Rao, S.: Multirate Filter Design on Field Programmable Gate Arrays. Master’s Thesis, Florida State University, Tallahassee (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Uwe Meyer-Bäse
    • 1
  • Suhasini Rao
    • 1
  • Javier Ramírez
    • 2
  • Antonio García
    • 2
  1. 1.Department of Electrical and Computer Engineering FAMU-FSU College of EngineeringFlorida State UniversityUSA
  2. 2.Department of Electronics and Computer TechnologyUniversity of GranadaSpain

Personalised recommendations