Dynamic Adaptive Runtime Routing Techniques in Multigrain Reconfigurable Hardware Architectures

  • Alexander Thomas
  • Juergen Becker
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3203)


Modern application scenarios out of the multimedia and mobile communication domains demand more and more performant data processing architectures, which cannot be reached by using actual DSP or microprocessor approaches. This contribution describes a new architecture approach out of the reconfigurable array field which offers a set of new features to increase the flexibility and usability of reconfigurable array architectures by increasing the performance benefit concurrently. The main focus of this publication is the communication topology where the authors will discuss the concepts in detail.


Data Path Memory Module Output Link Data Processing Unit Communication Topology 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [Kr01]
    Kress, R.: A fast reconfigurable ALU for Xputers; Ph. D. dissertation, Kaiserslautern University (1996)Google Scholar
  2. [Be01]
    Becker, J., Pionteck, T., Glesner, M.: DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications. In: 10th International Conference on Field Programmable Logic and Applications, Villach, Österreich (2000)Google Scholar
  3. [Be02]
    Becker, J., Hartenstein, R.: Configware and Morphware going Mainstream. Elsevier Journal of Systems Architecture JSA (Special Issue on Reconfigurable Systems) (Oktober 2003)Google Scholar
  4. [Be03]
    Becker, J., Thomas, A., Vorbach, M., Baumgarte, V.: An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-grain XPP-/Leon-based Architecture Integration. In: Kongressbericht Design, Automation and Test in Europe Conference (DATE 2003), München, März (2003)Google Scholar
  5. [Be04]
    Becker, J., Thomas, A., Scheer, M.: Datapath and Compiler Integration of Coarsegrain Reconfigurable XPP-Arrays into Pipelined RISC Processors. In: Kongressbericht Proceedings of IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2003), Darmstadt, Germany, Dezember 1-3 (2003)Google Scholar
  6. [XP01]
    PACT XPP Technologies Corporation,
  7. [XP02]
    Baumgarte, V., Mayr, F., Nückel, A., Vorbach, M., Weinhardt, M.: PACT XPP Technologies - A Self-Reconfigurable Data Processing Architecture. In: The 1st Int’l. Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA 2001), Las Vegas, NV (June 2001)Google Scholar
  8. [XI01]
    Xilinx, Inc.,
  9. [AL01]
    Altera Corp.,
  10. [TR02]
    Triscend A7 Configurable System-on-Chip Platform - Data Sheet,
  11. [AT01]
    Atmel Corp.,
  12. [QU01]
    QuickSilver Technology, Inc.,
  13. [Go01]
    Copen Goldstein, S., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R.R., Laufer, R.: PipeRench: a Coprocessor for Streaming Multimedia Acceleration. In: ISCA 1999 (1999),
  14. [Ba01]
    Bagherzadeh, N., Kurdahi, F.J., Singh, H., Lu, G., Lee, M.: Design and Implementation of the MorphoSys Reconfigurable Computing Processor. J. of VLSI and Signal Processing-Systems for Signal, Image and Video Technology 3 (2000)Google Scholar
  15. [Zh01]
    Zhang, H., Prabhu, V., George, V., Wan, M., Benes, M., Abnous, A.: A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications. In: Proc. of ISSCC 2000 (2000)Google Scholar
  16. [NEC1]
    DRLE, dynamic reconfigurable logic engine,

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Alexander Thomas
    • 1
  • Juergen Becker
    • 1
  1. 1.Institut für Technik der Informationsverarbeitung (ITIV)Universität KarlsruheKarlsruheGermany

Personalised recommendations