Cycle Accurate Simulation Model Generation for SoC Prototyping

  • Antoine Fraboulet
  • Tanguy Risset
  • Antoine Scherrer
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)


We present new results concerning the integration of high level designed ips into a complete System on Chip. We first introduce a new computation model that can be used for cycle accurate simulation of register transfer level synthesized hardware. Then we provide simulation of a SoC integrating a data-flow ip synthesized with MMAlpha and the SocLib cycle accurate simulation environment. This integration also validates an efficient generic interface mechanism for data-flow ips.


Register Transfer Level Hardware Accelerator Transaction Level Modeling Simple Operating System Code Duplication 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Alliance, V.: Virtual component interface standard (ocb specification 2, version 1.0) (2000)Google Scholar
  2. 2.
    Pétrot, F., Hommais, D., Greiner, A.: A simulation environment for core based embedded systems. In: Annual Simulation Symposium, Atlanta, GA, U.S.A, pp.86–91 (1997)Google Scholar
  3. 3.
    Guillou, A.C., Quinton, P., Risset, T., Wagner, C., Massicotte, D.: High level design of digital filters in mobile communications. Technical Report 1405, Irisa (2001)Google Scholar
  4. 4.
    Sentieys, O., Diguet, J., Philippe, J.: Gaut: a high level synthesis tool dedicated to real time signal processing application. In: EURO-DAC, University booth stand (2000)Google Scholar
  5. 5.
    Bednara, M., Teich, J.: Interface synthesis for fpga based vlsi processor arrays. In: Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 02), Las Vegas, Nevada, U.S.A (2002)Google Scholar
  6. 6.
    Kienhuis, B., Rijpkema, E., Deprettere, E.: Compaan: Deriving process networks from matlab for embedded signal processing architectures. In: 8th International Workshop on Hardware/Software Codesign, CODES 2000 (2000)Google Scholar
  7. 7.
    Augé, I., Donnet, F., Gomez, P., Hommais, D., Pétrot, F.: Disydent: a pragmatic approach to the design of embedded systems. In: Design, Automation and Test in Europe Conference and Exhibition (DATE 2003 Designers’ Forum), Paris, France (2002)Google Scholar
  8. 8.
    Schreiber, R., et al.: High-Level Synthesis of Non Programmable Hardware Accelerators. In: IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2000), Boston (2000)Google Scholar
  9. 9.
    Hounsell, B., Taylor, R.: Co-processor synthesis a new methodology for embedded software acceleration. In: Design, Automation and Test in Europe Conference and Exhibition (DATE 2003 Designers’ Forum), Paris, France (2004)Google Scholar
  10. 10.
    Derrien, S., Guillou, A.C., Quinton, P., Risset, T., Wagner, C.: Automatic synthesis of efficient interfaces for compiled regular. In: Internationnal Samos Workshop on Systems, Architectures, Modeling and Simulation (Samos), Samos, Grece (2002)Google Scholar
  11. 11.
    Jennings, G.: A case against event-driven simulation for digital system design. In: Proceedings of the 24th annual symposium on Simulation, IEEE Computer Society Press, pp.170–176 (1991)Google Scholar
  12. 12.
    Fraboulet, A., Risset, T., Scherrer, A.: Cycle accurate simulation model generation for soc prototyping. Technical Report 2004-18, LIP (2004)Google Scholar
  13. 13.
    Naresh, R.S., Keshab, K.P.: Pipelined Adaptative DFE Architecture Using Relaxed Look-Ahead. IEEE Transactions on Signal Processing 43, 1368–1385 (1995)CrossRefGoogle Scholar
  14. 14.
    Pétrot, F., Gomez, P.: Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect. In: Design, Automation and Test in Europe Conference and Exhibition (DATE 2003 Designers’ Forum), Munich, Germany (2003)Google Scholar
  15. 15.
    Charot, F., Nyamsi, M., Quinton, P., Wagner, C.: Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform. In: Proc. of Samos IV, Samos, Greece (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Antoine Fraboulet
    • 1
  • Tanguy Risset
    • 2
  • Antoine Scherrer
    • 2
  1. 1.Citi, Insa-LyonVilleurbanne Cedex
  2. 2.LIP, ENS LyonLyon Cedex 07

Personalised recommendations