Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications

  • Júlio C. B. Mattos
  • Antônio C. S. Beck
  • Luigi Carro
  • Flávio R. Wagner
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)


This paper presents a methodology for automatic selection of software and hardware IP components for embedded applications. Design space exploration is achieved by the correct selection of a SW-IP block to be executed in a platform containing different implementations of the same ISA. These different versions of the same ISA dissipate a different amount of power and require a different number of cycles to execute the same program. This way, by making the software execute on a different processor to achieve the required power or energy of an application, one can fine tune the platform for the desired market.


Intellectual Property Processor Core Very Large Scale Integra Automatic Selection Design Space Exploration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Dutt, N., Nicolau, A., Tomiyama, H., Halambi, A.: New Directions in Compiler Technology for Embedded Systems. In: Proceedings Asia-Pacific Design Automation Conference, January 2001, IEEE Computer Society Press, Los Alamitos (2001)Google Scholar
  2. 2.
    Dalal, V., Ravikumar, C.P.: Software Power Optimizations in an Embedded System. In: Proceedings,VLSI Design Conference, January 2001, IEEE Computer Science Press, Proceedings (2001)Google Scholar
  3. 3.
    Kandemir, M., Vijaykrishnan, V., Irwin, M.J., Ye, W.: Influence of Compiler Optimizations on System Power. IEEE Transactions on VLSI Systems 9(6) (2001)Google Scholar
  4. 4.
    Reyneri, L.M., Cucinotta, F., Serra, A., Lavagno, L.: A Hardware/Software Co-design Flow and IP Library Based on Simulink. In: Proceedings,Design Automation Conference 2001, Las Vegas, ACM, New York (June 2001)Google Scholar
  5. 5.
    Givargis, T., Vahid, F., Henkel, J.: System-Level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip. In: International Conference on Computer- Aided Design, San Jose (November 2001)Google Scholar
  6. 6.
    Nandi, A., Marculescu, R.: System-Level Power/Performance Analysis for Embedded Systems Design. In: Design Automation Conference, Proceedings, ACM, New York (June 2001)Google Scholar
  7. 7.
    Kathail, V., Aditya, S., Schreiber, R., Rau, B.R., Cronquist, D.C., Sivaraman, M.: PICO: Automatically Designing Custon Computers.IEEE Computer (September 2001)Google Scholar
  8. 8.
    Tiwari, V., Malik, S., Wolfe, A.: Power Analysis of Embedded Software: a First Step Towards Software Power Minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2(4) (December 1994)Google Scholar
  9. 9.
    Choi, K., Chatterjee, A.: Efficient Instruction-Level Optimization Methodology for Low- Power Embedded Systems. In: Proceedings,International Symposium on System Synthesis, Montréal, ACM, New York (October 2001)Google Scholar
  10. 10.
    Peymandoust, A., Simunic, T., De Micheli, G.: Complex Library Mapping for Embedded Software Using Symbolic Algebra. In: Proceedings,Design Automation Conference, New Orleans. ACM, New York (June 2002)Google Scholar
  11. 11.
    Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In: International Symposium on Microarchitecture (2003)Google Scholar
  12. 12.
    Lieverse, P., van der Wolf, P., Deprettere, E., Vissers, K.: A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. Joranl of VLSI Signal Processing 29, 197–206 (2001)zbMATHCrossRefGoogle Scholar
  13. 13.
    Mariatos, E.P., Birbas, A.N., Birbas, M.K.: A Mapping Algorithm for Computer-Assisted Exploration in the Design of Embedded Systems. In: ACM Transactions on Design Automation of Electronic Systems, January 2001, vol. 6(1), ACM Press, New York (2001)Google Scholar
  14. 14.
    Omondi, A.: Computer Arithmetic Systems: Algorithms, Architecture and Implementation. Prentice-Hall, Englewood Cliffs (1994)zbMATHGoogle Scholar
  15. 15.
    Salomonsen, K., Søgaard, S., Larsen, E.P.: Design and Implementation of an MPEG/Audio Layer III Bitstream Processor, Master Thesis, Aalborg University (1997)Google Scholar
  16. 16.
    Ito, S., Carro, L., Jacobi, R.: Making Java Work for Microcontroller Applications. IEEE Design & Test of Computers 18(5) (September-October 2001)Google Scholar
  17. 17.
    Beck, A.C., Carro, L.: Low Power Java Processor for Embedded Applications. In: IFIP 12th International Conference on Very Large Scale Integration, Germany (December 2003)Google Scholar
  18. 18.
    Beck, A.C., Wagner, F.R., Carro, L.: CACO-PS: A General Purpose Cycle-Accurate Configurable Power Simulator. In: Proceedings,16th Symposium on Integrated Circuits and Systems Design. São Paulo, Brazil, IEEE Computer Society Press, Los Alamitos (September 2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • Júlio C. B. Mattos
    • 1
  • Antônio C. S. Beck
    • 1
  • Luigi Carro
    • 1
    • 2
  • Flávio R. Wagner
    • 1
  1. 1.Computer Science InstituteFederal University of Rio Grande do SulPorto AlegreBrasil
  2. 2.Electrical EngineeringFederal University of Rio Grande do SulPorto AlegreBrasil

Personalised recommendations