Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform

  • François Charot
  • Madeleine Nyamsi
  • Patrice Quinton
  • Charles Wagner
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3133)


Third generation mobile telephony applications require very efficient architectures, often implemented as a System on a Chip (SoC). Designing such architectures from the specification of the application requires fast prototyping techniques based on models of computation as well as efficient prototyping platforms. We consider here the implementation of a wcdma uplink emitter and receiver on a Lyrtech hardware–software platform including a dsp and a fpga. We explain how the application can be explored using MatLab, Simulink, a dsp model, and the MmAlfa environment for high-level synthesis. The first results and conclusions of this exploration are presented and discussed.


Rake Receiver Architecture Exploration Synchronous Data Flow Prototype Platform Vhdl Description 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Distributed Arithmetic, F.I.R.: Filter, V7.0. Product Specification, Xilinx, Inc (March 2002)Google Scholar
  2. 2.
    Dahmane, O., Massicotte, D.: Wideband CDMA Receivers for 3G Wireless Communications: Algorithm and Implementation Study. IASTED Wireless and Optical Communiaction ,July 17-19 (2002)Google Scholar
  3. 3.
    Fraboulet, A., Risset, T., Scherrer, A.: Fast and Accurate Hardware–Software Prototyping with Soclib & MMalpha. In: Samos IV, Samos, Greece (July 2004)Google Scholar
  4. 4.
    Holma, H., Toskala, A.: WCDMA for UMTS: Radio Access For Third Generation Mobile Communication, 2nd edn. John Wiley & Son, Chichester (2002)CrossRefGoogle Scholar
  5. 5.
    Le Verge, C., Quinton, P.: The ALPHA Language and its Use for the Design of Systolic Arrays. Journal of VLSI Signal Processing 3, 173–182 (1991)CrossRefGoogle Scholar
  6. 6.
    E. Lee and D. Messerchmitt. Synchronous Data Flow. Proceedings of the IEEE, 75(9), Sept. 1987. Google Scholar
  7. 7.
    Menard, D., Guitton, M., Pillement, S., Sentieys, O.: Design and Implementation of WCDMA Platforms: Challenges and Trade-offs. In: International Signal Processing Conference (ISPC 2003), Dallas, US (April 2003)Google Scholar
  8. 8.
    Mozipo, A., Massicotte, D., Quinton, P., Risset, T.: A Parallel Architecture for Adaptative Channel Equalization Based On Kalman Filter Using MMAlpha. In: 1999 IEEE Canadian Conference on Electrical & Computer Engineering, May 1999, pp. 554–559 (1999)Google Scholar
  9. 9.
    Quinton, P., Robert, Y.: Systolic Algorithms and Architectures. and Masson. Prentice Hall and Masson (1989)Google Scholar
  10. 10.
    Rajagopal, S., Bhashyam, S., Cavallaro, J., Aazhang, B.: Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers. Journal of VLSI Signal Processing 31(2), 143–156 (2002)zbMATHCrossRefGoogle Scholar
  11. 11.
    Verdu, S.: Multiuser Detection. Cambridge University Press, Cambridge (1998)zbMATHGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2004

Authors and Affiliations

  • François Charot
    • 1
  • Madeleine Nyamsi
    • 1
  • Patrice Quinton
    • 1
  • Charles Wagner
    • 1
  1. 1.IrisaRennes CedexFrance

Personalised recommendations